Analog Devices Inc. ADV7401BSTZ-110
- Part No.:
- ADV7401BSTZ-110
- Manufacturer:
- Analog Devices Inc.
- Category:
- Video Processing
- Package:
- 100-LQFP
- Datasheet:
-
ADV7401BSTZ-110.pdf
- Description:
- IC VIDEO DECODER 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,544
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADV7401BSTZ-110 from Analog Devices is a 10-bit integrated multiformat SDTV/HDTV video decoder and RGB graphics digitizer supporting NTSC/PAL/SECAM composite/S-video, 525p/625p/720p/1080i component video, and VGA–SXGA RGB graphics up to 1280×1024@75 Hz. It features four 10-bit ADCs, 12-channel analog mux, and 12.825 MHz to 110 MHz LLC1 pixel clock output for HDTV STB and PDP display systems.
For engineers reviewing the ADV7401BSTZ-110 datasheet, ADV7401BSTZ-110 pinout, ADV7401BSTZ-110 application, or ADV7401BSTZ-110 equivalent, this device serves as a single-chip solution for legacy analog video decoding, high-resolution graphics digitization, and embedded sync processing in industrial temperature-grade (−40°C to +85°C) consumer and professional AV equipment.
Technical Context
The ADV7401BSTZ-110 integrates two independent processing cores: a Standard Definition Processor (SDP) handling CVBS/S-video with adaptive 2D comb filtering, automatic standard detection, Macrovision detection, and VBI data slicing; and a Component Processor (CP) supporting YPrPb/RGB component formats including 720p and 1080i, with programmable SDR/DDR pixel output modes and 24-bit digital input port compatibility with DVI/HDMI receiver ICs.
It uses a single 28.63636 MHz crystal for all internal clock generation, provides line-locked LLC1 output (12.825–110 MHz), supports SCART fast-blank overlay between CVBS and RGB, and delivers 10-bit digitized pixel streams via configurable 8-/12-/16-/24-bit parallel interfaces with HS/VS/FIELD/DE synchronization signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 10-bit per channel; enables true 8-bit video decoding fidelity with ±0.6 LSB INL at 27 MHz for CVBS inputs. |
| LLC1 Pixel Clock Range | 12.825 MHz to 110 MHz; supports full HD timing for 720p/1080i and SXGA graphics digitization without external PLL. |
| Input Channel Support | 12 analog inputs (AIN1–AIN12); allows direct connection of multiple video sources (CVBS, S-video, RGB, YPrPb) without external multiplexer. |
| Video Standards | PAL/NTSC/SECAM composite & S-video; 525i/625i/525p/625p/720p/1080i component; VGA–SXGA RGB graphics; certified Macrovision detection on CVBS/S-video. |
| Output Interface | 12-bit 4:4:4 or 8-bit 4:2:2 DDR pixel output; enables direct interface to downstream video processors or HDMI transmitters with embedded sync support. |
| Operating Temperature | −40°C to +85°C; qualified for industrial-grade deployment in HDTV STBs, PVRs, and professional scan converters. |
| Power Supplies | AVDD = 3.3 V, DVDD = 1.8 V, DVDDIO = 3.3 V, PVDD = 1.8 V; separate analog/digital/PLL domains minimize noise coupling. |
Pinout & Package
LQFP-100 package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad; thermally optimized for industrial ambient operation with θJA = 30°C/W on 4-layer PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1–AIN12 | Analog Video Inputs | Accept CVBS, S-video Y/C, RGB, YPrPb, or SCART signals; each routed to dedicated 10-bit ADC with fine/coarse clamp control. |
| P0–P40 (selected) | Pixel Data I/O | Configurable 8-/12-/16-/24-bit parallel bus for SDR/DDR YCrCb/RGB output or 24-bit digital RGB input from DVI/HDMI Rx ICs. |
| LLC1 | Line-Locked Clock Output | 12.825–110 MHz pixel clock synchronized to incoming video; drives pixel data valid timing for downstream logic. |
| FB | Fast Blank Overlay Control | Switches real-time between CVBS and RGB analog inputs during SCART mode; enables seamless signal mixing without frame buffer. |
| XTAL / XTAL1 | Clock Input/Output | 28.63636 MHz crystal interface; XTAL accepts oscillator or crystal; XTAL1 connects to crystal second terminal or floats when external clock used. |
| INT | Programmable Interrupt Output | Active-high/low status change indicator (e.g., lock loss, format switch, VBI event); reduces polling overhead in host MCU firmware. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated SDP + CP dual-core architecture | Enables simultaneous decoding of legacy CVBS/S-video and modern component/HDTV signals within one die-eliminates need for discrete decoder chains. |
| 12-channel analog mux with antialias filters | Reduces BOM count by removing external video switches and analog anti-aliasing networks while maintaining SNR >58 dB (luma flat field). |
| VBI data slicer (Teletext/VPS/VITC/CC/CGMS) | Extracts broadcast metadata directly from composite signal-enables EPG, closed captioning, and copy control without secondary processor. |
| SCART fast blank overlay | Hardware-level switching between CVBS and RGB analog paths under FB pin control-supports real-time picture-in-picture and menu overlays in CRT/LCD TVs. |
| 24-bit digital input port | Accepts RGB pixel data from DVI/HDMI receiver ICs (e.g., ADV7611), enabling hybrid analog/digital video processing pipelines in AV receivers and STBs. |
| Industrial temperature range (−40°C to +85°C) | Validated for continuous operation in enclosed HDTV chassis and set-top box environments without derating or forced cooling. |
Applications
| LCD/DLP Rear Projection HDTV | HDTV Set-Top Box with PVR |
|---|---|
Use Scenario: Decoding analog broadcast signals (PAL/NTSC) and component video inputs (720p/1080i) for display on large-format rear-projection panels with minimal latency. IC Role / Device Role / Timing Role: Primary video decoder and graphics digitizer; generates LLC1-synchronized pixel stream and HS/VS/FIELD timing for panel controller interface. Use Value: Single-chip integration eliminates discrete ADCs, sync extractors, and color-space converters-reducing board area by >35% versus multi-chip solutions. |
Use Scenario: Capturing analog video inputs (composite, S-video, RGB) for time-shifted playback and recording onto hard disk in broadcast-quality resolution. IC Role / Device Role / Timing Role: Front-end digitizer feeding MPEG encoder; provides VBI data (CGMS, WSS) for conditional access and recording control. Use Value: Certified Macrovision detection and CGMS extraction enable compliant recording behavior per broadcast licensing requirements. |
| PDP HDTV Display System | DVD Recorder with Progressive Scan |
Use Scenario: Converting legacy analog video sources (VCR, camcorder) and progressive-scan RGB PC outputs into native plasma panel timing format. IC Role / Device Role / Timing Role: Graphics digitizer for SXGA (1280×1024@75 Hz) RGB inputs; outputs DDR 12-bit 4:4:4 YCrCb aligned to panel pixel clock. Use Value: 140 MHz-capable ADC path (enabled in ADV7401BSTZ-110) ensures distortion-free digitization of high-bandwidth PC graphics signals. |
Use Scenario: Digitizing progressive-scan component video (525p/625p) from DVD players or game consoles for re-encoding and storage. IC Role / Device Role / Timing Role: Component processor handling YPrPb inputs; applies 2D comb filtering and chroma/luma enhancement before encoding. Use Value: Adaptive digital line length tracking (ADLLT™) maintains stable lock on unstable progressive-scan sources-preventing frame tearing during recording. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar video decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADV7403BSTZ | Same pinout, identical SDP/CP architecture, but supports higher LLC1 up to 140 MHz and adds HDMI receiver functionality. | Targeted at next-gen designs requiring HDMI input alongside analog decoding-requires additional HDCP key management. | Select ADV7403BSTZ only if HDMI Rx integration and >110 MHz pixel clock are required; ADV7401BSTZ-110 remains optimal for analog-only cost-sensitive STBs. |
| MAX9526ETM+ | Single-core SDTV decoder only (no HDTV/component support); 8-bit ADCs; 40-pin TQFN; no VBI slicing or SCART overlay. | Suitable for low-cost DVD players or portable monitors-lacks 720p/1080i, RGB graphics, or industrial temp rating. | Choose MAX9526ETM+ only for basic NTSC/PAL decoding where HDTV, graphics, or extended temperature are not needed. |
Compared with ADV7403BSTZ and MAX9526ETM+, the ADV7401BSTZ-110 uniquely balances multiformat analog decoding, SXGA graphics digitization, VBI processing, and industrial temperature operation in a single LQFP-100 package-making it the most cost-effective choice for HDTV-ready STBs and PDP/LCD displays requiring both legacy and progressive-scan support.
Availability
ADV7401BSTZ-110 is available at Aetrix Electronics and suitable for HDTV STBs with PVR, LCD/DLP rear projection systems, and PDP display controllers requiring stable component supply, long-term lifecycle assurance, and industrial temperature compliance.
Supply support for ADV7401BSTZ-110 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and consumer markets since 1965.
The ADV7401 belongs to Analog Devices' ADV7xxx video decoder family, designed specifically for multiformat analog-to-digital video conversion in broadcast-quality consumer electronics-emphasizing integration, low power, and robust lock performance on noisy or weak video sources.
FAQ
What video standards does the ADV7401BSTZ-110 support?
The ADV7401BSTZ-110 supports NTSC (J/M/4.43), PAL (B/D/G/H/I/M/N/60), and SECAM (B/D/G/K/L) composite and S-video standards, plus component formats including 525i/625i/525p/625p/720p/1080i and RGB graphics up to SXGA (1280×1024@75 Hz). All standard detection and decoding occur within the ADV7401BSTZ-110's integrated SDP and CP cores without external firmware.
What is the maximum pixel clock frequency supported by the ADV7401BSTZ-110?
The ADV7401BSTZ-110 supports an LLC1 pixel clock output range of 12.825 MHz to 110 MHz, as confirmed in Table 3 of the Rev. B datasheet. This enables full support for 720p60, 1080i60, and SXGA graphics digitization-distinct from the 80 MHz limit of ADV7401BSTZ-80 and 140 MHz capability of ADV7401KSTZ-140.
Does the ADV7401BSTZ-110 include VBI data extraction capabilities?
Yes, the ADV7401BSTZ-110 integrates a dedicated VBI data slicer supporting Teletext, VPS, VITC, closed captioning (CC), extended data service (EDS), wide screen signaling (WSS), and copy generation management system (CGMS) extraction from composite video signals-processing occurs entirely within the ADV7401BSTZ-110 without host CPU intervention.
Can the ADV7401BSTZ-110 accept digital video input?
Yes, the ADV7401BSTZ-110 features a 24-bit digital input port compatible with RGB pixel data from DVI or HDMI receiver ICs (e.g., ADV7611). Signals enter via P0–P1, P10–P11, P20–P21, P31–P40, with timing controlled by DCLK_IN, DE_IN, HS_IN, and VS_IN-enabling hybrid analog/digital video processing pipelines in AV receivers.
What is the operating temperature range for the ADV7401BSTZ-110?
The ADV7401BSTZ-110 is rated for industrial temperature operation from −40°C to +85°C, verified across all electrical, video, and timing specifications in the Rev. B datasheet. This qualifies it for deployment in thermally demanding environments such as enclosed HDTV chassis, STB enclosures, and commercial display systems without thermal derating.
ADV7401BSTZ-110 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 100-LQFP
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Decoder, Digitizer
- Applications:
- Consumer Video
- Standards:
- ITU-R BT.656, NTSC, PAL, SECAM
- Control Interface:
- Serial
- Voltage - Supply:
- 1.65V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 100-LQFP (14x14)
ADV7401BSTZ-110 FAQ
1.How can I place an order for ADV7401BSTZ-110 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADV7401BSTZ-110 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADV7401BSTZ-110 reliable?
The price and inventory of ADV7401BSTZ-110 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADV7401BSTZ-110 is usually 5 days.
3.What payment methods are accepted for ADV7401BSTZ-110?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADV7401BSTZ-110 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADV7401BSTZ-110?
ADV7401BSTZ-110 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADV7401BSTZ-110 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADV7401BSTZ-110?
For technical support, including ADV7401BSTZ-110 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADV7401BSTZ-110 requirements.
6.How does Aetrix verify that ADV7401BSTZ-110 is sourced from the original manufacturer or authorized distributors?
All ADV7401BSTZ-110 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADV7401BSTZ-110 meets industry standards.
7.What is the process for return or replacement of ADV7401BSTZ-110?
All ADV7401BSTZ-110 units undergo pre-shipment inspection (PSI). If there is an issue with ADV7401BSTZ-110, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADV7401BSTZ-110 part is unused and in its original packaging.
Return procedure for ADV7401BSTZ-110:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADV7401BSTZ-110 Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

