Broadcom Limited AFBR-5805Z
- Part No.:
- AFBR-5805Z
- Manufacturer:
- Broadcom Limited
- Category:
- Fiber Optic Transceiver Modules
- Package:
- Datasheet:
-
AFBR-5805Z.pdf
- Description:
- TXRX ATM SONET OC3 3V SC 1X9
- Quantity:
- Payment:

- Shipping:

Inventory:258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFBR-5805Z from Broadcom (formerly Avago Technologies) is a 1300 nm multimode fiber ATM/SONET OC-3 (155.52 MBd) transceiver in a low-cost 1×9 SIP package with duplex SC or ST receptacle. It features PECL-compatible differential data I/O, single-ended signal detect, +3.3 V or +5.0 V supply operation, and guaranteed optical power budget for 2 km backbone links over 62.5/125 µm fiber.
For engineers reviewing the AFBR-5805Z datasheet, pinout, applications, or equivalent options, this page delivers verified electrical/optical specs, validated 1×9 pin mapping, real-world SONET OC-3/SDH STM-1 deployment context, and two confirmed alternative transceivers with documented functional alignment and key trade-offs.
Technical Context
The AFBR-5805Z integrates a 1300 nm InGaAsP LED transmitter driven by a custom PECL-shifted silicon driver IC and an InGaAs PIN photodiode receiver coupled to a transimpedance preamplifier and quantizer IC - all housed in a shielded 1×9 SIP package compliant with multisource definitions. Its optical output meets ANSI T1E1.2 and ATM Forum UNI SONET OC-3 multimode fiber physical layer requirements.
It operates across ambient temperatures of 0°C to +70°C with dual supply support (3.135–3.5 V or 4.75–5.25 V), delivers ≤1.2 ns p-p systematic jitter and ≤0.69 ns p-p random jitter at transmitter, and guarantees BER ≤1×10⁻¹⁰ at –35 dBm (eye center) input optical power - enabling robust 155.52 MBd operation on legacy multimode infrastructure.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Signaling Rate | 155.52 MBd - precisely matches SONET OC-3 / SDH STM-1 line rate; no oversampling or rate adaptation required. |
| Optical Wavelength | 1270–1380 nm center wavelength - optimized for low dispersion in 62.5/125 µm and 50/125 µm multimode fiber. |
| Transmit Output Power | –19 to –14 dBm avg. (62.5/125 µm, BOL) - ensures ≥12 dB optical power budget for 2 km ATM backbone links per ANSI T1E1.2. |
| Receiver Sensitivity | –35 dBm avg. (eye center, BER ≤1×10⁻¹⁰) - enables reliable detection under worst-case modal dispersion and aging. |
| Supply Voltage | +3.3 V or +5.0 V - supports legacy and modern board power rails without level-shifting circuitry. |
| Jitter Contribution | ≤1.2 ns p-p systematic, ≤0.69 ns p-p random (Tx); ≤1.2 ns p-p systematic, ≤1.91 ns p-p random (Rx) - stays within Annex B system allocations for SONET OC-3. |
| Package | 1×9 SIP with duplex SC or ST receptacle - industry-standard footprint enabling drop-in replacement and multi-vendor sourcing. |
Pinout & Package
AFBR-5805Z uses a standardized 1×9 single-inline-package (SIP) with two solder posts for mechanical anchoring and nine signal pins arranged in a single row. The housing accommodates either a duplex SC or duplex ST optical receptacle, and internal EMI shielding isolates electrical and optical subassemblies. Phosphor bronze pins/posts are tin-copper (solder posts) or pure tin (signal pins) plated over nickel for lead-free compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9 | VEE | Ground reference for PECL logic - must be connected to system ground plane; not internally tied to solder posts. |
| 2, 3 | RD | Differential receiver data outputs - PECL-compatible, terminated to VCC–2 V via 50 Ω for proper logic levels. |
| 4 | SD | Single-ended signal detect output - asserts high when input optical power ≥ –31 dBm; hysteresis = 1.5 dB. |
| 5, 6 | VCC | Positive supply inputs - accept 3.135–3.5 V or 4.75–5.25 V; require local decoupling (0.1 µF + 10 µF). |
| 7, 8 | TD | Differential transmitter data inputs - PECL-referenced (ECL-shifted), accept –1.81 V to –0.88 V relative to VCC. |
Key Features
| Feature | Design Value |
|---|---|
| SONET OC-3/SDH STM-1 Compliance | Fully compliant with ATM Forum UNI Physical Layer Spec v3.0 and ANSI T1E1.2 for 2 km multimode fiber - eliminates need for protocol-specific validation. |
| Dual-Voltage Operation | Supports both +3.3 V and +5.0 V supplies with identical pinout and timing - simplifies migration between legacy and newer platforms. |
| LED-Based Transmitter | 1300 nm InGaAsP LED with <1 dB aging over life - exceeds industry standard (1.5 dB), reducing link margin erosion in long-deployment systems. |
| Integrated Signal Detect | Single-ended SD output with 1.5 dB hysteresis and 2–100 µs assert time - enables reliable link-up/down signaling without external monitoring circuitry. |
| EMI-Optimized Packaging | Internal shields + nonconductive filled plastic housing - provides ≥9 dB margin to FCC Class B/CISPR 22B limits, easing system-level EMC certification. |
Applications
| ATM Backbone Link | Wiring Closet to Desktop |
|---|---|
Use Scenario: Connecting central office ATM switches to remote aggregation points over 2 km of installed 62.5/125 µm multimode fiber. IC Role / Device Role / Timing Role: SONET OC-3 physical layer transceiver providing full-duplex 155.52 MBd optical interface with deterministic jitter performance. Use Value: Delivers ≥12 dB optical power budget at BOL - sufficient to cover fiber loss, connector insertion loss, and 1 dB aging margin per ANSI T1E1.2. |
Use Scenario: Extending ATM connectivity from building wiring closets to individual workstations using existing 50/125 µm multimode cabling. IC Role / Device Role / Timing Role: Low-cost, RoHS-compliant OC-3 transceiver enabling cost-sensitive desktop ATM NICs and media converters. Use Value: Supports both SC and ST receptacles on same PCB footprint - allows flexible field deployment without redesign. |
| SONET OC-3 Add-Drop Multiplexer | Legacy FDDI-to-ATM Bridge |
Use Scenario: Optical line interface in compact OC-3 ADMs deployed in metro access networks with space-constrained chassis. IC Role / Device Role / Timing Role: High-reliability transceiver operating at 0°C to +70°C with <1 dB LED aging - ensures stable BER over 10+ year deployments. Use Value: Meets MIL-STD-883C Class 2 ESD rating (2000–3999 V) and provides 13 dB EMI margin with SC receptacle - reduces system-level shielding costs. |
Use Scenario: Interfacing legacy FDDI PMD equipment to new ATM core networks using 4B/5B-encoded 125 MBd physical layer. IC Role / Device Role / Timing Role: Compatible transceiver supporting 155.52 MBd (OC-3) while maintaining interoperability with FDDI timing envelopes. Use Value: Guaranteed optical rise/fall times (0.6–3.0 ns) and spectral width (≤137 nm FWHM) meet ITU-T G.957 STM-1 template - avoids signal integrity issues at bridge points. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SONET OC-3 multimode fiber transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFBR-5805TZ | Identical optical/electrical specs; rated for same 0°C to +70°C ambient, but shipped with duplex ST receptacle instead of SC. | Used where ST connectors dominate campus cabling plants; requires same PCB layout but different front-panel cutout depth (≥9.53 mm). | Select AFBR-5805TZ when ST interface is mandated by infrastructure; no electrical or timing changes needed. |
| AFBR-5803Z | Same 1×9 package and PECL I/O, but optimized for Fast Ethernet/FDDI (125 MBd); lower transmit power (–22 dBm typ.) and higher sensitivity (–37 dBm). | Targeted at 100BASE-FX and FDDI PMD applications; not certified for SONET OC-3 jitter or power budget compliance. | Choose AFBR-5803Z only for non-SONET 125 MBd links; AFBR-5805Z remains mandatory for standards-compliant OC-3 deployments. |
Compared with AFBR-5805TZ, the AFBR-5805Z offers identical electrical performance but mandates SC receptacle integration and shallower panel clearance; versus AFBR-5803Z, it delivers higher optical power and stricter SONET-aligned jitter control - making it the sole choice for certified OC-3 physical layer implementation.
Availability
AFBR-5805Z is available at Aetrix Electronics and suitable for ATM backbone links, SONET OC-3 add-drop multiplexers, and multimode fiber media converters requiring stable component supply, long-lifecycle support, and RoHS-compliant manufacturing.
Supply support for AFBR-5805Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Broadcom Inc. (acquired Avago Technologies in 2016) is a global semiconductor leader specializing in wired and wireless communications infrastructure solutions, with deep expertise in optical interconnects and high-speed data transmission.
The AFBR-5805Z belongs to Avago's legacy AFBR-5800Z family - engineered specifically for cost-sensitive, standards-compliant SONET OC-3/SDH STM-1 multimode fiber applications in telecom access and enterprise backbone networks.
FAQ
What is the maximum supported fiber distance for AFBR-5805Z in a 62.5/125 µm multimode link?
The AFBR-5805Z guarantees ≥12 dB optical power budget at beginning-of-life for 2 km links over 62.5/125 µm fiber per ANSI T1E1.2 - accounting for fiber attenuation, connector losses, and 1 dB aging margin. Real-world deployments consistently achieve full 2 km reach under worst-case modal dispersion conditions specified in the AFBR-5805Z datasheet.
Does AFBR-5805Z support both +3.3 V and +5.0 V supplies simultaneously?
No - the AFBR-5805Z operates from either a +3.3 V supply (3.135–3.5 V) or a +5.0 V supply (4.75–5.25 V), but not both at once. Its internal driver and receiver ICs auto-adapt biasing based on the applied VCC; mixing voltages will damage the device. Decoupling must match the selected rail (e.g., 82 Ω terminations for +3.3 V).
Is AFBR-5805Z pin-compatible with AFBR-5805TZ?
Yes - AFBR-5805Z and AFBR-5805TZ share identical pinout, electrical characteristics, and thermal specifications (0°C to +70°C). The only difference is optical interface: AFBR-5805Z uses duplex SC, AFBR-5805TZ uses duplex ST. PCB layout is identical; only front-panel cutout and cable mating differ.
What is the signal detect (SD) threshold accuracy and hysteresis of AFBR-5805Z?
The AFBR-5805Z signal detect asserts when input optical power reaches –31 dBm (PA) and deasserts at –45 dBm (PD), yielding a fixed 1.5 dB hysteresis. This window prevents chatter during marginal link conditions and is fully characterized across temperature and voltage - no external calibration is needed for reliable link status monitoring.
Can AFBR-5805Z be used in FDDI applications requiring 125 MBd operation?
While the AFBR-5805Z operates at 155.52 MBd (SONET OC-3), its electrical and optical parameters - including rise/fall times, extinction ratio, and spectral width - exceed FDDI PMD requirements per ANSI X3.263. However, AFBR-5803Z is the officially qualified part for FDDI; use AFBR-5805Z only if full SONET compliance is also required.
AFBR-5805Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Broadcom Limited
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Data Rate:
- -
- Wavelength:
- 1300nm
- Applications:
- General Purpose
- Voltage - Supply:
- 3.3V
- Connector Type:
- SC
- Mounting Type:
- Through Hole
AFBR-5805Z FAQ
1.How can I place an order for AFBR-5805Z through Aetrix?
Please submit a Request for Quotation (RFQ) for AFBR-5805Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFBR-5805Z reliable?
The price and inventory of AFBR-5805Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFBR-5805Z is usually 5 days.
3.What payment methods are accepted for AFBR-5805Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFBR-5805Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFBR-5805Z?
AFBR-5805Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFBR-5805Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFBR-5805Z?
For technical support, including AFBR-5805Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFBR-5805Z requirements.
6.How does Aetrix verify that AFBR-5805Z is sourced from the original manufacturer or authorized distributors?
All AFBR-5805Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFBR-5805Z meets industry standards.
7.What is the process for return or replacement of AFBR-5805Z?
All AFBR-5805Z units undergo pre-shipment inspection (PSI). If there is an issue with AFBR-5805Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFBR-5805Z part is unused and in its original packaging.
Return procedure for AFBR-5805Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFBR-5805Z Tags

-
AFBR-5972EZ
Broadcom Limited

-
AFBR-5972BZ
Broadcom Limited
-
FTLF8519P3BNL
Coherent
-
AFBR-5803Z
Broadcom Limited
-
AFBR-5803TZ
Broadcom Limited
-
FTLF8519P3BTL
Coherent
-
AFBR-5803ATZ
Broadcom Limited
-
AFBR-5803ATQZ
Broadcom Limited

-
FTLX8574D3BCV
Coherent

-
FTLF8526P3BNL
Coherent

-
FTLF8519F2GCL
Coherent
-
FTLF1318P3BTL
Coherent
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
