My Inquiry
My Account
Broadcom Limited AFBR-5905AZ
- Part No.:
- AFBR-5905AZ
- Manufacturer:
- Broadcom Limited
- Category:
- Fiber Optic Transceiver Modules
- Package:
- Datasheet:
-
AFBR-5905AZ.pdf
- Description:
- TXRX ATM/SONET OC-3 2X5
- Quantity:
- Payment:
- Shipping:
Inventory:4,257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFBR-5905AZ from Avago Technologies is a 1300 nm multimode fiber ATM transceiver in a 2×5 DIP package with MT-RJ interface, compliant with SONET OC-3/STM-1 physical layer for 2 km backbone links, operating over −40°C to +85°C with 3.135–3.465 V supply and delivering −15.7 dBm min optical output power (62.5/125 μm fiber).
For engineers reviewing the AFBR-5905AZ datasheet, pinout, applications, or equivalent options, this page delivers verified electrical characteristics, PECL-compatible differential I/O, receiver squelch behavior, optical jitter compliance per ANSI T1E1.2 Annex B, and exact pin-level design meaning for layout-critical signal integrity.
Technical Context
The AFBR-5905AZ integrates a 1300 nm InGaAsP LED transmitter driven by a custom PECL-to-analog IC and an InGaAs PIN photodiode receiver coupled to a transimpedance preamplifier and quantizer IC - all housed in a shielded 2×5 DIP with isolated solder posts and conductive housing grounded to RX signal ground.
It supports 125 MBd signaling at BER ≤10⁻⁶, provides differential PECL data outputs (RD+/RD−) and single-ended Signal Detect (SD), with squelch activation at −38 dBm typical input power and guaranteed −31 dBm minimum sensitivity at eye center under full temperature/voltage range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Ambient Temp Range | −40°C to +85°C - enables deployment in industrial telecom cabinets and outdoor-access equipment without derating. |
| Supply Voltage | 3.135 V to 3.465 V - tight 3.3 V tolerance ensures stable operation across voltage ripple and board drop. |
| Optical Output Power | −15.7 dBm min (62.5/125 μm) - meets SONET OC-3 link budget for 2 km multimode fiber with margin. |
| Receiver Sensitivity | −31 dBm min at eye center - guarantees reliable detection under worst-case modal dispersion and aging. |
| Signal Detect Threshold | −38 dBm typical deassert level - provides clean loss-of-signal indication with 1.5 dB hysteresis for noise immunity. |
| Data Rate Support | 125 MBd - matches SONET OC-3 (155.52 Mbps) line rate with PRBS2⁷⁻¹ compliance at 10⁻⁶ BER. |
| Jitter Contribution | Transmitter SJ ≤1.2 ns p-p - stays within ANSI T1E1.2 Annex B system allocation for end-to-end timing budget. |
Pinout & Package
AFBR-5905AZ uses a 2×5 DIP package (37.56 mm × 13.97 mm × 9.8 mm max) with MT-RJ receptacle, conductive housing at RX signal ground potential, and two isolated solder posts for mechanical anchoring and chassis grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Receiver Signal Ground (VEE RX) | Direct connection point to low-inductance receiver ground plane - critical for minimizing PECL common-mode noise. |
| Pin 2 | Receiver Power Supply (VCC RX) | +3.3 V supply requiring local 10 nF/10 μF decoupling - placement within 2 mm prevents supply-induced jitter. |
| Pin 3 | Signal Detect (SD) | Single-ended PECL output asserting logic "1" above −31 dBm input - drives upstream LOS-bar inputs directly. |
| Pin 4 | Receiver Data Out Bar (RD−) | Differential PECL output with no internal termination - requires external 50 Ω to VCC−2 V at host PHY. |
| Pin 5 | Receiver Data Out (RD+) | Complementary differential PECL output - paired with Pin 4 for noise-immune clock/data recovery. |
| Pin 6 | Transmitter Power Supply (VCC TX) | +3.3 V supply with independent decoupling - isolation from RX supply prevents crosstalk into analog LED drive path. |
| Pin 7 | Transmitter Signal Ground (VEE TX) | Separate ground return for transmitter section - avoids ground bounce coupling into sensitive LED bias circuitry. |
| Pin 8 | Transmitter Disable (TDIS) | No internal connection - unused on LED-based AFBR-5905AZ; left unconnected or tied to VCC per layout guidelines. |
| Pin 9 | Transmitter Data In (TD+) | Differential PECL input requiring external 50 Ω termination - accepts logic from host PHY without level-shifting. |
| Pin 10 | Transmitter Data In Bar (TD−) | Complementary differential PECL input - matched trace length to Pin 9 essential for skew-controlled eye opening. |
Key Features
| Feature | Design Value |
|---|---|
| MT-RJ receptacle integration | Enables hot-pluggable multimode fiber connectivity in space-constrained 2×5 DIP footprint without external optics alignment. |
| Receiver squelch function | Automatically forces RD+/RD− to steady PECL high/low states when SD deasserts - eliminates floating outputs during link loss. |
| EMI-shielded housing | Conductive enclosure tied to RX ground suppresses >10 V/m RF fields up to 450 MHz - validated per IEC 61000-4-3. |
| Wave-solder compatible | Withstands 260°C for 10 sec with protective MT-RJ process plug installed - eliminates rework risk in high-volume PCB assembly. |
| RoHS-compliant construction | Meets EU Directive 2011/65/EU with lead-free terminations and halogen-free molding compounds - certified for global telecom deployments. |
Applications
| ATM Backbone Infrastructure | Wiring Closet to Desktop Links |
|---|---|
Use Scenario: Interconnecting ATM switches across building-wide multimode fiber plant using OC-3 physical layer. IC Role / Device Role / Timing Role: SONET OC-3 optical transceiver providing 155.52 Mbps physical layer interface with deterministic jitter performance. Use Value: Delivers −15.7 dBm min optical power and −31 dBm sensitivity to sustain 2 km link budget with >3 dB system margin per ANSI T1E1.2. | Use Scenario: Extending ATM services from telecom wiring closets to desktop workstations via structured cabling. IC Role / Device Role / Timing Role: Fiber-optic media converter enabling legacy copper-based ATM endpoints to operate over 62.5/125 μm OM1 fiber. Use Value: Supports full-rate 125 MBd operation with <1 dB LED aging over mission life - reduces maintenance cycles vs. generic transceivers. |
| Industrial Telecom Cabinets | Outdoor-Access Network Nodes |
Use Scenario: Deploying ATM edge nodes in uncontrolled-temperature enclosures near cell towers or utility substations. IC Role / Device Role / Timing Role: Wide-temperature transceiver maintaining OC-3 compliance from −40°C to +85°C ambient. Use Value: Guaranteed operation across full industrial temp range without thermal derating - eliminates need for active cooling or heaters. | Use Scenario: Outdoor DSLAM or access multiplexer connecting to central office via buried multimode fiber. IC Role / Device Role / Timing Role: Ruggedized fiber interface with ESD-hardened MT-RJ port (25 kV HBM) and chassis-grounded solder posts. Use Value: Withstands 25 kV ESD events at connector and maintains signal integrity under 10 V/m RF interference per IEC 61000-4-3. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ATM OC-3 multimode fiber transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HFBR-5905Z | Same optical/electrical specs but rated 0°C to +70°C; identical 2×5 DIP pinout and MT-RJ interface. | Limited to commercial indoor environments; not qualified for extended temperature cycling or industrial thermal shock. | Select HFBR-5905Z only if ambient never drops below 0°C or exceeds +70°C - otherwise AFBR-5905AZ ensures reliability across full industrial range. |
| AFBR-5903Z | FDDI-optimized transceiver supporting 4B/5B encoding at 125 MBd; different optical budget (−17 dBm min) and no squelch function. | Designed for FDDI PMD standard, not SONET OC-3; lacks Signal Detect and receiver squelch required for ATM UNI compliance. | AFBR-5903Z is not a functional substitute - use only in FDDI systems; AFBR-5905AZ remains mandatory for ATM Forum UNI v3.0 implementations. |
Compared with HFBR-5905Z and AFBR-5903Z, the AFBR-5905AZ uniquely combines extended temperature qualification (−40°C to +85°C), SONET OC-3 physical layer compliance including squelch and Signal Detect, and guaranteed 2 km multimode reach - making it the sole qualified option for industrial ATM infrastructure.
Availability
AFBR-5905AZ is available at Aetrix Electronics and suitable for ATM backbone infrastructure, industrial telecom cabinets, outdoor-access network nodes, and wiring closet to desktop links requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AFBR-5905AZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Avago Technologies (now Broadcom) is a global leader in semiconductor photonics, specializing in high-reliability optical interconnect solutions for telecom, datacom, and industrial networks.
The AFBR-5905AZ belongs to Avago's ATM multimode transceiver product line, engineered specifically to meet SONET OC-3/STM-1 physical layer requirements for 2 km multimode fiber links in carrier-grade and industrial environments.
FAQ
What is the maximum allowable ambient temperature for continuous operation of the AFBR-5905AZ?
The AFBR-5905AZ is rated for continuous operation from −40°C to +85°C ambient temperature, with case temperature measured at the point indicated in Figure 2 of the datasheet. This rating applies across the full specified supply voltage range (3.135 V to 3.465 V) and guarantees compliance with SONET OC-3 optical and electrical specifications throughout the range. Operation beyond +85°C ambient risks parametric shift and reduced reliability.
Does the AFBR-5905AZ support hot-plug insertion with live fiber connections?
The AFBR-5905AZ is not designed for hot-plug insertion while powered and optically active. Its MT-RJ receptacle is rated for ≥500 mating cycles, but optical damage may occur if fiber is inserted or removed under powered conditions due to transient light exposure. The recommended practice is to power down the host system before connecting or disconnecting fiber - the AFBR-5905AZ itself does not include hot-plug control logic or status reporting.
How is the Signal Detect (SD) output used in system-level fault management?
The Signal Detect (SD) output of the AFBR-5905AZ is a single-ended PECL signal that asserts high (logic "1") when received optical power exceeds −31 dBm and deasserts low (logic "0") at −38 dBm typical, with 1.5 dB hysteresis. It directly drives upstream LOS-bar inputs or microcontroller GPIO pins to trigger link-fault alarms, disable downstream receivers, or initiate automatic failover - eliminating need for external optical power monitoring circuitry.
Can the AFBR-5905AZ be used in FDDI applications instead of ATM?
The AFBR-5905AZ is not suitable for FDDI applications. While it operates at 125 MBd, it is optimized for SONET OC-3's NRZ encoding and ATM Forum UNI v3.0 physical layer, lacking the 4B/5B encoding support, specific jitter masks, and optical power profile required by FDDI PMD. For FDDI, Avago specifies the AFBR-5903Z family - using AFBR-5905AZ in FDDI systems risks BER violations and noncompliance with ANSI X3.263.
What is the purpose of the two solder posts on the AFBR-5905AZ package?
The two solder posts on the AFBR-5905AZ provide primary mechanical attachment to the PCB and must be soldered to chassis ground. They absorb mechanical stress from MT-RJ cable mating/unmating, prevent package lift during thermal cycling, and establish low-impedance EMI shielding continuity between the conductive housing and system ground - critical for maintaining receiver immunity to 10 V/m RF fields per IEC 61000-4-3.
AFBR-5905AZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Broadcom Limited
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Data Rate:
- 100Mbps
- Wavelength:
- 1308nm
- Applications:
- General Purpose
- Voltage - Supply:
- 3.3V
- Connector Type:
- MTRJ
- Mounting Type:
- Through Hole
AFBR-5905AZ FAQ
1.How can I place an order for AFBR-5905AZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AFBR-5905AZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFBR-5905AZ reliable?
The price and inventory of AFBR-5905AZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFBR-5905AZ is usually 5 days.
3.What payment methods are accepted for AFBR-5905AZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFBR-5905AZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFBR-5905AZ?
AFBR-5905AZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFBR-5905AZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFBR-5905AZ?
For technical support, including AFBR-5905AZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFBR-5905AZ requirements.
6.How does Aetrix verify that AFBR-5905AZ is sourced from the original manufacturer or authorized distributors?
All AFBR-5905AZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFBR-5905AZ meets industry standards.
7.What is the process for return or replacement of AFBR-5905AZ?
All AFBR-5905AZ units undergo pre-shipment inspection (PSI). If there is an issue with AFBR-5905AZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFBR-5905AZ part is unused and in its original packaging.
Return procedure for AFBR-5905AZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFBR-5905AZ Tags
-
AFBR-5972EZ
Broadcom Limited
-
AFBR-5972BZ
Broadcom Limited
-
FTLF8519P3BNL
Coherent
-
AFBR-5803Z
Broadcom Limited
-
AFBR-5803TZ
Broadcom Limited
-
FTLF8519P3BTL
Coherent
-
AFBR-5803ATZ
Broadcom Limited
-
AFBR-5803ATQZ
Broadcom Limited
-
FTLX8574D3BCV
Coherent
-
FTLF8526P3BNL
Coherent
-
FTLF8519F2GCL
Coherent
-
FTLF1318P3BTL
Coherent
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
