My Inquiry
My Account
Broadcom Limited AFBR-5905Z
- Part No.:
- AFBR-5905Z
- Manufacturer:
- Broadcom Limited
- Category:
- Fiber Optic Transceiver Modules
- Package:
- Datasheet:
-
AFBR-5905Z.pdf
- Description:
- TXRX OPT OC3 MTRJ SFF 2X5DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFBR-5905Z from Avago Technologies is a 1300 nm multimode fiber transceiver in 2×5 DIP package with MT-RJ interface, compliant with SONET OC-3/STM-1 and ATM Forum UNI physical layer specifications for 2 km backbone links. It integrates an InGaAsP LED transmitter and InGaAs PIN photodiode receiver, operates from a single +3.3 V supply, and delivers differential PECL-compatible data I/O with squelch-enabled Signal Detect output.
For engineers reviewing the AFBR-5905Z datasheet, pinout, applications, or equivalent options, this page provides verified electrical characteristics (e.g., −19 dBm min Tx optical power, −31 dBm min Rx sensitivity), thermal range (0°C to +70°C), jitter performance (≤1.2 ns p-p systematic), RoHS compliance, and MT-RJ mechanical interface details critical for ATM backbone link design and layout.
Technical Context
The AFBR-5905Z implements a full-duplex SONET OC-3 (155.52 MBd) optical transceiver architecture: its transmitter uses a custom silicon LED driver IC converting differential PECL inputs (ECL-referenced to +3.3 V) into analog LED current, while the receiver employs an InGaAs PIN photodiode coupled to a transimpedance preamplifier and quantizer IC delivering differential PECL Data Out and single-ended Signal Detect outputs.
Signal integrity is maintained via internal EMI shielding, PECL-compatible output termination (50 Ω to VCC − 2 V), and squelch logic that forces Data Out/Bar to steady high/low states when input optical power drops ≤ −38 dBm (typical deassert threshold), enabling robust loss-of-signal detection in ATM wiring closet-to-desktop and backbone deployments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp | 0°C to +70°C ambient - defines case temperature limits for stable OC-3 link operation in commercial telecom environments. |
| Tx Optical Power | −19 dBm min (62.5/125 μm fiber) - ensures ≥12 dB optical power budget at 2 km per ANSI T1E1.2 STS-3c spec. |
| Rx Sensitivity | −31 dBm min at eye center - enables reliable BER ≤10⁻⁶ reception over multimode fiber with margin for aging and connector loss. |
| Data Rate | 155.52 MBd (SONET OC-3) - fixed signaling rate matching STS-3c physical layer timing and jitter allocations. |
| Supply Voltage | +3.135 V to +3.465 V - tight 3.3 V tolerance required for PECL logic compatibility and LED bias stability. |
| Jitter (Tx Sys) | ≤1.2 ns p-p systematic - meets Annex B worst-case allocation in draft ANSI T1E1.2 Rev 3 for OC-3 systems. |
| Signal Detect | Hysteresis = 1.5 dB (PA − PD) - prevents chatter during marginal optical input conditions near −31 dBm threshold. |
Pinout & Package
The AFBR-5905Z uses a 2×5 DIP-style housing with MT-RJ fiber receptacle, 10 signal pins, and two solder posts for mechanical anchoring. Overall dimensions are 49.56 mm × 13.97 mm × 9.8 mm (L×W×H), with PCB-to-optics centerline at 4.5 mm and MT-RJ receptacle centerline at 5.15 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Receiver Signal Ground (VEE RX) | Direct connection to low-inductance receiver ground plane; critical for minimizing noise coupling into analog front-end. |
| Pin 2 | Receiver Power Supply (VCC RX) | +3.3 V supply with local 10 μF + 10 nF decoupling recommended within 5 mm to suppress high-frequency ripple. |
| Pin 3 | Signal Detect (SD) | Single-ended PECL output asserted high (>−0.88 V) above −31 dBm input; deasserts low (<−1.55 V) ≤−38 dBm - used for LOS indication. |
| Pin 4 | Receiver Data Out Bar (RD−) | Differential PECL complement output; requires external 50 Ω termination to VCC − 2 V for impedance matching and signal integrity. |
| Pin 5 | Receiver Data Out (RD+) | Differential PECL true output; paired with RD− to deliver 155.52 MBd data with <2.2 ns rise/fall times. |
| Pin 6 | Transmitter Power Supply (VCC TX) | +3.3 V supply with dedicated 10 μF + 10 nF decoupling; separate from RX supply to prevent crosstalk. |
| Pin 7 | Transmitter Signal Ground (VEE TX) | Isolated transmitter ground plane; avoids ground loops between Tx and Rx sections. |
| Pin 8 | Transmitter Disable (TDIS) | No internal connection - reserved for laser-based variants only; must be left unconnected on AFBR-5905Z. |
| Pin 9 | Transmitter Data In (TD+) | Differential PECL true input; accepts ECL-referenced signals with 0.8 V p-p min swing for reliable LED modulation. |
| Pin 10 | Transmitter Data In Bar (TD−) | Differential PECL complement input; matched length routing required to maintain <100 ps skew vs. TD+. |
Key Features
| Feature | Design Value |
|---|---|
| MT-RJ fiber interface | Standardized 750 μm fiber spacing and integrated alignment pins enable plug-and-play multimode fiber mating without field polishing. |
| Squelch-enabled Signal Detect | Automatically disables receiver outputs (RD+/RD−) when optical input falls below −38 dBm, preventing false data during link fault conditions. |
| PECL-compatible I/O | All data and control signals operate at +3.3 V ECL levels (VOH ≈ −0.88 V, VOL ≈ −1.55 V), eliminating need for level-shifting in SONET PHY interfaces. |
| EMI-hardened construction | Internal shield between optical/electrical subassemblies and conductive housing tied to RX ground provide >10 dB margin against FCC Class B emissions. |
| Wave-solder compatible | With protective MT-RJ process plugs installed, withstands 260°C for 10 sec - supports high-volume PCB assembly without optical damage. |
Applications
| ATM Backbone Link | Wiring Closet to Desktop |
|---|---|
Use Scenario: Interconnecting ATM switches across building-wide multimode fiber plant using 2 km 62.5/125 μm cable runs. IC Role / Device Role / Timing Role: SONET OC-3 physical layer transceiver implementing STS-3c framing with deterministic jitter performance per ANSI T1E1.2. Use Value: Delivers −19 dBm min Tx power and −31 dBm sensitivity to sustain ≥12 dB optical budget after accounting for 2× connector loss (0.75 dB each) and 3.5 dB/km fiber attenuation. | Use Scenario: Extending ATM connectivity from centralized wiring closets to individual workstations over 500 m of 50/125 μm multimode fiber. IC Role / Device Role / Timing Role: Full-duplex optical transceiver providing 155.52 MBd PECL data I/O synchronized to SONET clock recovery circuits. Use Value: Enables reliable link operation at reduced distance with higher modal bandwidth of 50/125 μm fiber, leveraging same footprint and firmware as backbone units. |
| SONET OC-3 Repeater Node | Legacy FDDI Migration Path |
Use Scenario: Deploying mid-span repeaters in campus-wide SONET rings where electrical regeneration is required every 2 km. IC Role / Device Role / Timing Role: Regenerative transceiver converting degraded optical signal to clean electrical PECL, then retransmitting at full power. Use Value: Maintains system BER ≤10⁻¹² by limiting accumulated jitter to <1.2 ns p-p per node, meeting OC-3 system-level jitter budgets. | Use Scenario: Upgrading existing FDDI infrastructure to ATM while reusing installed 62.5/125 μm fiber plant and MT-RJ patch panels. IC Role / Device Role / Timing Role: Drop-in physical layer replacement for HFBR-5903Z FDDI transceivers, maintaining identical 2×5 DIP footprint and MT-RJ interface. Use Value: Eliminates need for fiber re-termination or PCB redesign, reducing migration cost while supporting higher OC-3 bandwidth versus FDDI's 125 MBd. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multimode fiber SONET OC-3 transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFBR-5905AZ | Extended temp range (−40°C to +85°C); identical optical/electrical specs and pinout. | Required for industrial or outdoor enclosures where ambient exceeds +70°C. | Select AFBR-5905AZ when operating environment exceeds 0°C–+70°C; otherwise AFBR-5905Z is optimal for commercial telecom gear. |
| HFBR-5905 | Same optical performance but older Avago branding; discontinued with last-time-buy status per Avago notice AV02-3674EN. | Not suitable for new designs due to obsolescence; no long-term supply assurance. | AFBR-5905Z supersedes HFBR-5905 with enhanced reliability qualification and active production support. |
Compared with AFBR-5905AZ and HFBR-5905, the AFBR-5905Z offers the lowest-cost solution for commercial-temperature SONET OC-3 links with guaranteed 10-year availability, while maintaining full functional and mechanical compatibility with both alternatives - enabling seamless BOM updates without layout changes.
Availability
AFBR-5905Z is available at Aetrix Electronics and suitable for ATM backbone links, SONET OC-3 repeater nodes, and wiring closet-to-desktop fiber extensions requiring stable component supply across multi-year production cycles.
Supply support for AFBR-5905Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Avago Technologies (now Broadcom) is a global leader in semiconductor solutions for wired and wireless communications, specializing in high-speed optical interconnects and RF components.
The AFBR-5905Z belongs to Avago's ATM/SONET multimode transceiver product line, engineered specifically for cost-sensitive, high-reliability 2 km fiber links in carrier-class access equipment and enterprise networking infrastructure.
FAQ
What is the maximum supported fiber distance for AFBR-5905Z in 62.5/125 μm multimode cable?
The AFBR-5905Z supports up to 2 km in 62.5/125 μm fiber per ANSI T1E1.2 STS-3c specification, validated by its −19 dBm minimum transmit power and −31 dBm receiver sensitivity, which yield ≥12 dB optical power budget after accounting for fiber attenuation (3.5 dB/km), connector losses (0.75 dB × 2), and 1.5 dB aging margin.
Does AFBR-5905Z require external termination resistors for its PECL data outputs?
Yes, AFBR-5905Z requires external 50 Ω termination resistors connected from RD+ and RD− to VCC − 2 V (i.e., +1.3 V) to establish proper PECL logic levels and impedance matching; the transceiver provides no internal terminations, as confirmed in Pin Descriptions section of the datasheet.
Can AFBR-5905Z be used in place of HFBR-5905 in existing designs?
Yes, AFBR-5905Z is a direct replacement for HFBR-5905 with identical pinout, optical performance, and electrical specifications; it supersedes HFBR-5905 under Avago document AV02-3674EN and maintains full mechanical compatibility with the 2×5 DIP package and MT-RJ interface.
What is the Signal Detect deassertion threshold for AFBR-5905Z?
The AFBR-5905Z Signal Detect output deasserts (goes low) when received optical power drops to −38 dBm (typical), with hysteresis of 1.5 dB between assert (−31 dBm) and deassert thresholds, ensuring stable LOS detection without oscillation near the sensitivity limit.
Is AFBR-5905Z compatible with wave soldering processes?
Yes, AFBR-5905Z is fully compatible with wave soldering at 260°C for 10 seconds when shipped with protective MT-RJ process plugs installed; these plugs shield optical surfaces during soldering and double as dust covers during shipping and handling.
AFBR-5905Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Broadcom Limited
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Data Rate:
- -
- Wavelength:
- 1300nm
- Applications:
- General Purpose
- Voltage - Supply:
- 3.3V
- Connector Type:
- MTRJ
- Mounting Type:
- Through Hole
AFBR-5905Z FAQ
1.How can I place an order for AFBR-5905Z through Aetrix?
Please submit a Request for Quotation (RFQ) for AFBR-5905Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFBR-5905Z reliable?
The price and inventory of AFBR-5905Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFBR-5905Z is usually 5 days.
3.What payment methods are accepted for AFBR-5905Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFBR-5905Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFBR-5905Z?
AFBR-5905Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFBR-5905Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFBR-5905Z?
For technical support, including AFBR-5905Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFBR-5905Z requirements.
6.How does Aetrix verify that AFBR-5905Z is sourced from the original manufacturer or authorized distributors?
All AFBR-5905Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFBR-5905Z meets industry standards.
7.What is the process for return or replacement of AFBR-5905Z?
All AFBR-5905Z units undergo pre-shipment inspection (PSI). If there is an issue with AFBR-5905Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFBR-5905Z part is unused and in its original packaging.
Return procedure for AFBR-5905Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFBR-5905Z Tags
-
AFBR-5972EZ
Broadcom Limited
-
AFBR-5972BZ
Broadcom Limited
-
FTLF8519P3BNL
Coherent
-
AFBR-5803Z
Broadcom Limited
-
AFBR-5803TZ
Broadcom Limited
-
FTLF8519P3BTL
Coherent
-
AFBR-5803ATZ
Broadcom Limited
-
AFBR-5803ATQZ
Broadcom Limited
-
FTLX8574D3BCV
Coherent
-
FTLF8526P3BNL
Coherent
-
FTLF8519F2GCL
Coherent
-
FTLF1318P3BTL
Coherent
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
