Broadcom Limited AFCT-91DRDHZ
- Part No.:
- AFCT-91DRDHZ
- Manufacturer:
- Broadcom Limited
- Category:
- Fiber Optic Transceiver Modules
- Package:
- Datasheet:
-
AFCT-91DRDHZ.pdf
- Description:
- 400G DR4 500M TXCVR
- Quantity:
- Payment:

- Shipping:

Inventory:3,256
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFCT-91DRDHZ from Broadcom is a QSFP-DD pluggable, single-mode fiber-optic transceiver for 400GbE DR4 applications, supporting 500 m reach over SMF. It implements 8×50-Gb/s PAM4 electrical input (400GAUI-8), 4×100-Gb/s optical output at 1310 nm, and complies with IEEE 802.3 Clause 124. It operates at 0°C to 70°C case temperature and integrates cooled EML lasers and PIN photodiodes for high-reliability data center interconnects.
For engineers reviewing the AFCT-91DRDHZ datasheet, pinout, applications, or equivalent options, this page delivers verified specifications, QSFP-DD mechanical and electrical interface details, digital diagnostic monitoring (DDM) register mapping, optical compliance context (400GBASE-DR4), and real-world selection guidance against comparable 400G DR4 modules.
Technical Context
The AFCT-91DRDHZ implements a full-duplex 400G DR4 architecture: eight 26.5625 GBd PAM4 electrical lanes (host-facing, 400GAUI-8 compliant with host KP FEC) are multiplexed into four 53.125 GBd PAM4 optical lanes using quad EML lasers and demultiplexed by quad PIN/TIA receivers. All high-speed I/O is internally AC-coupled and terminated to 100 Ω differential.
It features a two-wire serial (TWS) interface compliant with CMIS 4.0 for digital diagnostics-including real-time monitoring of module temperature (±3°C accuracy), supply voltage (±3%), TX bias current (±10%), RX input power (±3 dB), and TX output power (±3 dB)-with maskable interrupts (INTL) for LOS and Tx_FAULT reporting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Optical Standard | IEEE 802.3 Clause 124 (400GBASE-DR4), 500 m over 9-µm SMF |
| Electrical Interface | QSFP-DD 76-pin edge connector; 8-lane 400GAUI-8 (26.5625 GBd PAM4, host FEC) |
| Optical Wavelength | 1304.5–1317.5 nm per lane; single-mode fiber with 4+4 MPO connector |
| Power Consumption | ≤12 W (Power Class 6); supplied via +3.3 V (max 3463 mA total) |
| Operating Temperature | 0°C to 70°C case temperature; Class 1 laser safety certified (EN 60825/CDRH) |
| Digital Monitoring | CMIS 4.0-compliant TWS interface with DDM for temp, voltage, TX bias, RX/TX optical power |
| Stressed Receiver Sensitivity | –1.9 dBm OMAouter at TP3 (IEEE 802.3 Clause 124.8.9, BER ≤ 2.4×10−4) |
Pinout & Package
AFCT-91DRDHZ uses the standard QSFP-DD mechanical form factor defined in the QSFP-DD MSA specification, with a 76-contact edge connector and integrated pull-tab for high-density insertion/extraction. The module incorporates internal AC coupling capacitors (0.1 µF) and requires no external termination on the host board.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4, 7, 12, 15, 18, 21, 24, 27, 30, 33, 36, 39, 42, 45, 48, 51, 54, 57, 60, 63, 66, 69, 72, 75, 76 | GND | System ground reference; 26 pins distributed across connector for low-impedance return paths |
| 2, 3, 5, 6, 13, 14, 16, 17, 22, 23, 25, 26, 31, 32, 34, 35, 40, 41, 43, 44, 49, 50, 52, 53, 58, 59, 61, 62, 67, 68, 70, 71 | CML-I / CML-O | High-speed differential lanes: Tx2n/p, Tx4n/p, Rx1n/p, Rx3n/p, etc.; 32 pins for 8 Tx + 8 Rx channels (CML, 100 Ω diff terminated) |
| 8 | LVTTL-I | ModSelL: Active-low module select enabling TWS communication |
| 9 | LVTTL-I | ResetL: Active-low hardware reset; pulled up to Vcc internally |
| 10, 11, 19, 20, 28, 29, 37, 38, 46, 47, 55, 56, 64, 65, 73, 74 | Vcc Rx / Vcc Tx / Vcc Aux | +3.3 V power distribution: dedicated rails for receiver, transmitter, and auxiliary circuits (16 pins total) |
| 11 (reused) | LVCMOS-I/O | SCL: Two-wire serial clock (3.3 V LVTTL); requires host-side pull-up |
| 12 | LVCMOS-I/O | SDA: Two-wire serial data (3.3 V LVTTL); requires host-side pull-up |
| IntL | LVTTL-O | Interrupt output: active-low signal indicating LOS or Tx_FAULT assertion |
Key Features
| Feature | Design Value |
|---|---|
| 400GBASE-DR4 Compliance | Validated optical performance up to 500 m over SMF per IEEE 802.3 Clause 124, including TDECQ ≤ 3.4 dB and OMAouter ≥ –0.8 dBm |
| Integrated Digital Diagnostics | Real-time monitoring of 5 critical parameters (temp, voltage, TX bias, RX/TX optical power) with ±3 dB accuracy and interrupt-driven alerting |
| Hot-Pluggable QSFP-DD Form Factor | Full CMIS 4.0 support enables plug-and-play integration, firmware updates, and dynamic configuration without system reboot |
| Class 1 Laser Safety | EN 60825-1 and CDRH-compliant design with automatic TX disable on fault, eliminating user-accessible laser hazard |
| Host FEC Compatibility | Designed exclusively for operation with host-generated KP FEC; no onboard FEC processing required |
Applications
| Data Center Spine-Leaf Interconnect | Hyperscale Server-to-TOR Aggregation |
|---|---|
Use Scenario: 400G links between spine and leaf switches in CLOS fabric topologies. IC Role / Device Role / Timing Role: Pluggable optical transceiver converting 8×50-Gb/s electrical signals to 4×100-Gb/s parallel optical signals over SMF. Use Value: Enables 500 m reach within modular data halls while maintaining IEEE 802.3 Clause 124 conformance and <2.4×10−4 BER under stressed conditions. |
Use Scenario: High-bandwidth aggregation from 100G/200G servers to top-of-rack (TOR) switches. IC Role / Device Role / Timing Role: Bidirectional 400G DR4 interface providing deterministic latency and PAM4-encoded signal integrity at 26.5625 GBd. Use Value: Delivers 400 Gb/s aggregate bandwidth per link with integrated DDM for predictive link health monitoring and automated failover. |
| AI/ML Cluster Interconnect | Cloud Provider Optical Backplane |
Use Scenario: GPU-to-GPU communication in distributed AI training clusters requiring ultra-low-latency, high-throughput optical links. IC Role / Device Role / Timing Role: Electrical-to-optical conversion node supporting 400GAUI-8 with host KP FEC and precise timing alignment across 8 lanes. Use Value: Maintains sub-100 ns jitter accumulation across 500 m SMF runs, validated via IEEE 802.3 Annex 120E eye compliance testing at TP1/TP4. |
Use Scenario: Modular chassis-based systems where line cards use QSFP-DD ports for flexible 400G uplinks. IC Role / Device Role / Timing Role: Field-replaceable optical interface module with pull-tab mechanical design for dense front-panel deployment. Use Value: Supports hot-swap maintenance without chassis power-down, backed by CMIS 4.0 telemetry for lifecycle tracking and firmware version control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 400G DR4 optical transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFCT-91DRPHZ | Same QSFP-DD form factor and electrical interface, but rated for 2 km SMF reach (100G-FR MSA) vs. 500 m (DR4); higher TX OMAmin (–0.2 dBm) and lower RX sensitivity (–2.5 dBm) | Targeted at longer-reach metro/data center inter-campus links; not compliant with IEEE 400GBASE-DR4 | Select AFCT-91DRPHZ only when >500 m reach is required and DR4 compliance is not mandated. |
| Finisar FTLC4421x3NL | QSFP-DD 400G DR4 module with identical 500 m SMF reach and 400GAUI-8 interface, but uses uncooled EML lasers and reports ±5 dB DDM accuracy vs. ±3 dB | Validated for same data center switch/router applications; lacks CMIS 4.0 extended memory map for advanced telemetry | Choose FTLC4421x3NL if cost sensitivity outweighs need for high-accuracy DDM and CMIS 4.0 feature set. |
Compared with AFCT-91DRDHZ, AFCT-91DRPHZ extends reach to 2 km at the expense of DR4 compliance, while FTLC4421x3NL offers functional equivalence with relaxed DDM accuracy and reduced telemetry depth-making AFCT-91DRDHZ optimal for strict IEEE-conformance and predictive maintenance use cases.
Availability
AFCT-91DRDHZ is available at Aetrix Electronics and suitable for data center spine-leaf interconnects, hyperscale server aggregation, AI/ML cluster networking, and cloud provider optical backplanes requiring stable component supply, full CMIS 4.0 support, and IEEE 802.3 Clause 124 validation.
Supply support for AFCT-91DRDHZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Broadcom Inc. is a global semiconductor leader specializing in infrastructure software and silicon solutions for networking, storage, and broadband communications.
The AFCT-91DRDHZ belongs to Broadcom's QSFP-DD 400G transceiver product line, engineered specifically for high-density, energy-efficient 400GbE data center interconnects demanding IEEE compliance, Class 1 laser safety, and real-time digital diagnostics.
FAQ
What is the maximum supported link distance for AFCT-91DRDHZ?
The AFCT-91DRDHZ supports up to 500 meters over 9-µm single-mode fiber (SMF), as defined by IEEE 802.3 Clause 124 for 400GBASE-DR4. This distance assumes ≤1 dB fiber attenuation and ≤3 dB total connection/splice loss, with individual connector loss capped at 0.5 dB. The AFCT-91DRDHZ is not rated for 2 km operation-that capability belongs to the AFCT-91DRPHZ variant.
Does AFCT-91DRDHZ include forward error correction (FEC)?
The AFCT-91DRDHZ does not implement onboard FEC. It is designed exclusively for operation with host-generated KP FEC as specified in IEEE 400GAUI-8 (Annex 120E). The module expects precoded FEC signals from the host ASIC and provides no internal decoding or correction-ensuring deterministic latency and full compliance with the 400GBASE-DR4 standard.
What digital diagnostic monitoring (DDM) parameters does AFCT-91DRDHZ report?
The AFCT-91DRDHZ reports five calibrated DDM parameters via its CMIS 4.0 TWS interface: module case temperature (±3°C), +3.3 V supply voltage (±3%), per-channel transmitter laser bias current (±10%), per-channel receiver input optical power (±3 dB), and per-channel transmitter output optical power (±3 dB). All values are accessible through standardized memory pages (e.g., lower page 00h for temp/voltage, upper page 11h for optical metrics).
Is AFCT-91DRDHZ compatible with standard QSFP-DD cages and host boards?
Yes, AFCT-91DRDHZ fully complies with the QSFP-DD MSA mechanical and electrical specifications, including the 76-pin edge connector layout, thermal envelope, and pull-tab interface. It requires no host-board modifications-AC coupling capacitors and 100 Ω differential terminations are integrated internally, and all control signals (ModSelL, ResetL, SCL/SDA, IntL) adhere to LVTTL 3.3 V logic levels.
What laser safety classification applies to AFCT-91DRDHZ?
The AFCT-91DRDHZ is certified as a Class 1 laser product per EN 60825-1:2014 and 21 CFR 1040.10, with CDRH accession number 2110590-000. This classification confirms it is safe during normal operation and service, with no accessible laser radiation exceeding Class 1 limits-even under single-fault conditions-due to integrated safety interlocks and automatic transmitter disable on fault detection.
AFCT-91DRDHZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Broadcom Limited
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Data Rate:
- 100Gbps
- Wavelength:
- 1318nm
- Applications:
- Ethernet
- Voltage - Supply:
- 3.135V ~ 3.465V
- Connector Type:
- MPO
- Mounting Type:
- Pluggable, QSFP
AFCT-91DRDHZ FAQ
1.How can I place an order for AFCT-91DRDHZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AFCT-91DRDHZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFCT-91DRDHZ reliable?
The price and inventory of AFCT-91DRDHZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFCT-91DRDHZ is usually 5 days.
3.What payment methods are accepted for AFCT-91DRDHZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFCT-91DRDHZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFCT-91DRDHZ?
AFCT-91DRDHZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFCT-91DRDHZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFCT-91DRDHZ?
For technical support, including AFCT-91DRDHZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFCT-91DRDHZ requirements.
6.How does Aetrix verify that AFCT-91DRDHZ is sourced from the original manufacturer or authorized distributors?
All AFCT-91DRDHZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFCT-91DRDHZ meets industry standards.
7.What is the process for return or replacement of AFCT-91DRDHZ?
All AFCT-91DRDHZ units undergo pre-shipment inspection (PSI). If there is an issue with AFCT-91DRDHZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFCT-91DRDHZ part is unused and in its original packaging.
Return procedure for AFCT-91DRDHZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFCT-91DRDHZ Tags

-
AFBR-5972EZ
Broadcom Limited

-
AFBR-5972BZ
Broadcom Limited
-
FTLF8519P3BNL
Coherent
-
AFBR-5803Z
Broadcom Limited
-
AFBR-5803TZ
Broadcom Limited
-
FTLF8519P3BTL
Coherent
-
AFBR-5803ATZ
Broadcom Limited
-
AFBR-5803ATQZ
Broadcom Limited

-
FTLX8574D3BCV
Coherent

-
FTLF8526P3BNL
Coherent

-
FTLF8519F2GCL
Coherent
-
FTLF1318P3BTL
Coherent
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

