NXP Semiconductors AFT18HW355SR5
- Part No.:
- AFT18HW355SR5
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
AFT18HW355SR5.pdf
- Description:
- RF MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:50
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AFT18HW355SR5 from NXP Semiconductors (formerly Freescale) is an asymmetrical Doherty RF power LDMOS transistor designed for cellular base station amplifiers operating in the 1805–1880 MHz band. It delivers 63 W average RF output power at 28 V, achieves 48.9% drain efficiency at 1840 MHz, and supports single-carrier W-CDMA with 9.9 dB PAR input signal under 0.01% CCDF probability.
For engineers reviewing the AFT18HW355SR5 datasheet, AFT18HW355SR5 pinout, AFT18HW355SR5 application, or AFT18HW355SR5 equivalent, key selection criteria include its dual-gate architecture (Carrier/Peaking), integrated Doherty matching, thermal resistance of 0.47 °C/W (junction-to-case), ESD rating per HBM Class 2, and compatibility with digital predistortion systems for wide instantaneous bandwidth LTE and W-CDMA infrastructure.
Technical Context
This device implements a monolithic dual-LDMOS structure with separate gate terminals (RFinA/VGSA and RFinB/VGSB) and drain terminals (RFoutA/VDSA and RFoutB/VDSB), enabling independent biasing of carrier and peaking paths. Its internal input/output matching supports 50 Ω system integration without external broadband matching networks.
The asymmetrical Doherty topology operates with VDDA and VDDB tied to a common 28 V supply, IDQA = 1100 mA quiescent current on the carrier side, and VGSB = 1.45 Vdc on the peaking side. Load-pull data confirms optimal P1dB tuning at Zload ≈ 1.24 – j4.24 Ω (1840 MHz) for carrier operation and Zload ≈ 1.37 – j4.53 Ω for peaking operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1805–1880 MHz - fully specified linear and efficiency performance across entire band for LTE Band 3 uplink infrastructure |
| Average Output Power | 63 W - verified at 28 V, 1100 mA IDQA, 9.9 dB PAR W-CDMA input, enabling high-efficiency macrocell PA stages |
| Drain Efficiency | 48.9% @ 1840 MHz - measured under functional test conditions, supporting thermal management in air-cooled base station modules |
| Power Gain | 15.3 dB @ 1840 MHz - enables reduced driver stage complexity and improved system-level noise figure |
| ACPR | –27.7 dBc @ ±5 MHz offset - meets 3GPP W-CDMA spectral mask requirements without excessive DPD iteration |
| Thermal Resistance | 0.47 °C/W (RθJC) - defines maximum junction temperature rise under 63 W CW operation at TC = 77 °C |
| ESD Rating | HBM Class 2 (±2 kV) - ensures robustness during PCB handling and assembly in high-volume telecom manufacturing |
Pinout & Package
Package: NI-1230S-4, thermally enhanced ceramic/metal flange-mount package with 4-terminal configuration and isolated case (electrically floating).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFoutA / VDSA | Carrier amplifier drain output - DC-coupled, requires external RF choke and harmonic termination |
| 2 | RFoutB / VDSB | Peaking amplifier drain output - DC-coupled, phase-aligned with Pin 1 for Doherty combiner integration |
| 3 | RFinA / VGSA | Carrier gate input - biased at ~2.9 Vdc quiescent, accepts RF drive signal and DC gate control |
| 4 | RFinB / VGSB | Peaking gate input - biased at 1.45 Vdc, activated only during signal peaks to extend back-off efficiency |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical Doherty Architecture | Enables >48% efficiency at 6–7 dB power back-off, critical for modern OFDMA/LTE signals with high PAR |
| Integrated Input/Output Matching | Eliminates need for external broadband matching networks, reducing bill-of-materials and layout area in PA modules |
| Negative Gate-Source Voltage Range | Supports stable Class C peaking operation down to –6 VGS, improving gain expansion and linearity at peak power |
| Digital Predistortion Compatibility | Verified AM/PM distortion <22° across band and low ACPR enable effective DPD convergence in real-time baseband processors |
| Tape-and-Reel Packaging | R5 suffix indicates 150-unit reel on 56 mm tape - optimized for automated SMT placement in high-throughput RF module assembly |
Applications
| Macrocell Base Station Transmitter | Remote Radio Head (RRH) |
|---|---|
Use Scenario: High-power uplink transmission in 4G LTE FDD base stations covering urban cell radius up to 3 km. IC Role / Device Role / Timing Role: Final-stage Doherty PA delivering 63 W avg. output into 50 Ω load, driven by pre-distorted I/Q baseband signal. Use Value: 48.9% drain efficiency at 1840 MHz reduces heat sink mass by ~35% vs. conventional Class AB, lowering RRH weight and cooling cost. |
Use Scenario: Compact outdoor-mounted remote radio head requiring high RF output density and thermal resilience in –40°C to +65°C ambient. IC Role / Device Role / Timing Role: Dual-path RF power transistor enabling asymmetric Doherty operation with single 28 V supply and shared thermal interface. Use Value: 0.47 °C/W RθJC allows full 63 W output at case temperature ≤77 °C without forced airflow, simplifying enclosure design. |
| Multi-Band BTS Power Amplifier | W-CDMA Infrastructure Upgrade Module |
Use Scenario: Reuse of existing 1805–1880 MHz PA hardware in multi-band base stations supporting concurrent LTE and UMTS carriers. IC Role / Device Role / Timing Role: Wide instantaneous bandwidth operation (75 MHz) maintains flat gain (±0.63 dB) across full band without tuning. Use Value: Gain flatness specification eliminates need for per-frequency calibration, accelerating field deployment and reducing test time. |
Use Scenario: Retrofit upgrade of legacy W-CDMA Node B sites to support higher user capacity via improved PA linearity and efficiency. IC Role / Device Role / Timing Role: Drop-in replacement for earlier Freescale AFTxx series with identical NI-1230S-4 footprint and bias sequencing. Use Value: Verified –29.2 dBc ACPR at 1880 MHz enables 0.01% BLER compliance at 2× higher cell edge throughput without changing front-end filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AFM38035N | Same NI-1230S-4 package, but 3.3–3.8 GHz range; lower P1dB (120 W) and higher VGS(th) (2.5 V min) | Designed for 5G n78/n77 bands, not suitable for 1805–1880 MHz without retuning | Select only if migrating to mid-band 5G; requires full impedance re-matching and bias adjustment |
| PD57018-E | 1805–2200 MHz coverage, 80 W avg., higher RθJC (0.55 °C/W), no integrated Doherty matching | Requires external broadband matching network and separate carrier/peaking bias control circuitry | Choose when needing wider frequency coverage beyond 1880 MHz; adds design complexity but improves future-proofing |
Compared with AFM38035N and PD57018-E, the AFT18HW355SR5 provides frequency-specific optimization for Band 3, eliminates external matching components, and delivers best-in-class efficiency at 63 W-making it the preferred choice for cost-sensitive, high-volume LTE macrocell deployments where thermal envelope and layout simplicity are critical.
Availability
AFT18HW355SR5 is available at Aetrix Electronics and suitable for macrocell base stations, remote radio heads, and W-CDMA infrastructure upgrade modules requiring stable component supply, long-lifecycle support, and traceable sourcing for telecom OEMs.
Supply support for AFT18HW355SR5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors acquired Freescale's RF Power business in 2015 and continues to develop high-efficiency LDMOS transistors for cellular infrastructure, broadcast, and industrial RF heating.
The AFT18HW355SR5 belongs to NXP's Airfast family of asymmetrical Doherty transistors, engineered specifically for energy-efficient, digitally predistorted macrocell and massive MIMO base station power amplifiers.
FAQ
What is the recommended gate bias voltage for the peaking path of AFT18HW355SR5?
The AFT18HW355SR5 peaking path (Pin 4, RFinB/VGSB) is specified for VGSB = 1.45 Vdc under typical W-CDMA functional test conditions (IDQA = 1100 mA, Pout = 63 W avg.). This bias point enables optimal Doherty efficiency enhancement while maintaining stable Class C operation. The device supports gate voltages from –6.0 V to +10 V, but deviation from 1.45 Vdc requires recalibration of DPD coefficients and load-pull verification.
Can AFT18HW355SR5 operate at 32 V drain supply as indicated in the Maximum Ratings table?
Yes, the AFT18HW355SR5 has a maximum VDD rating of +32 Vdc, but continuous operation above 28 V is not recommended for standard W-CDMA or LTE applications. At 32 V, the device exceeds its rated CW dissipation limit (259 W at 25 °C, derated to 0.64 W/°C), risking accelerated electromigration and reduced MTTF. Use 32 V only for pulsed or short-duration testing with strict thermal monitoring.
Does AFT18HW355SR5 require external input/output matching networks?
No, the AFT18HW355SR5 is internally matched for 50 Ω operation across 1805–1880 MHz, as confirmed in Freescale's functional test fixture documentation. External matching is unnecessary for baseline operation, though narrowband harmonic filters or isolators may be added for system-level stability or spectral purity. The NI-1230S-4 package integrates matching capacitors directly into the die substrate.
What is the thermal resistance junction-to-case (RθJC) value for AFT18HW355SR5, and how is it measured?
The AFT18HW355SR5 has RθJC = 0.47 °C/W, measured under CW conditions at TC = 77 °C, 63 W output, 28 Vdc, IDQA = 1100 mA, and VGSB = 1.45 Vdc at 1840 MHz. This value is derived per AN1955 methodology using calibrated thermocouples on the flange surface and infrared junction temperature estimation. It reflects worst-case thermal path from channel to mounting surface under full-rated load.
Is AFT18HW355SR5 compatible with digital predistortion (DPD) systems?
Yes, the AFT18HW355SR5 is explicitly designed for DPD-enabled systems, as stated in its features and verified by low AM/PM distortion (<22°) and stable ACPR (–29.2 dBc) across the 1805–1880 MHz band. Its asymmetrical Doherty architecture provides predictable memoryless nonlinearity, enabling fast DPD coefficient convergence in FPGA- or ASIC-based baseband processors used in commercial LTE eNodeBs.
AFT18HW355SR5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
AFT18HW355SR5 FAQ
1.How can I place an order for AFT18HW355SR5 through Aetrix?
Please submit a Request for Quotation (RFQ) for AFT18HW355SR5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AFT18HW355SR5 reliable?
The price and inventory of AFT18HW355SR5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AFT18HW355SR5 is usually 5 days.
3.What payment methods are accepted for AFT18HW355SR5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AFT18HW355SR5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AFT18HW355SR5?
AFT18HW355SR5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AFT18HW355SR5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AFT18HW355SR5?
For technical support, including AFT18HW355SR5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AFT18HW355SR5 requirements.
6.How does Aetrix verify that AFT18HW355SR5 is sourced from the original manufacturer or authorized distributors?
All AFT18HW355SR5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AFT18HW355SR5 meets industry standards.
7.What is the process for return or replacement of AFT18HW355SR5?
All AFT18HW355SR5 units undergo pre-shipment inspection (PSI). If there is an issue with AFT18HW355SR5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AFT18HW355SR5 part is unused and in its original packaging.
Return procedure for AFT18HW355SR5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AFT18HW355SR5 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
