Asahi Kasei Microdevices/AKM AK1542A
- Part No.:
- AK1542A
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
AK1542A.pdf
- Description:
- IC PLL RF FREQ SYNTHESIZER 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,015
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK1542A from Asahi Kasei Microdevices (AKM) is a 20–600 MHz integer-N frequency synthesizer IC designed for RF PLL systems. It integrates a dual-modulus prescaler (8/9, 16/17, 32/33), programmable R/N dividers, and a 9-step adjustable charge pump (158–2528 µA), enabling precise frequency synthesis in wireless transceivers and broadband infrastructure.
For engineers reviewing the AK1542A datasheet, AK1542A pinout, AK1542A application, or AK1542A equivalent, this device requires external loop filter and VCO integration, supports fast lock-up via dual charge pumps, offers digital/analog lock detect selection, and operates across 2.7–5.5 V with separate CPVDD supply - critical for low-phase-noise RF design validation.
Technical Context
The AK1542A implements an integer-N PLL architecture with a phase-frequency detector (PFD), dual-modulus prescaler, and fully programmable A/B counters to generate output frequencies from 20 MHz to 600 MHz. Its R counter accepts reference inputs from 5–40 MHz with division ratios of 4–16383, while the N divider computes total division as N = (P × B) + A.
It features two independent charge pump outputs (CP1 for normal operation, CP2 for Fast Lock Up mode), selectable lock detect (analog or digital), and two general-purpose digital outputs (GPO1/GPO2) for RF front-end control. Power management includes dedicated PDN1/PDN2 pins enabling power-save and full shutdown states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 20–600 MHz output; enables VCO-based RF synthesis for UHF/SHF bands in wireless base stations and test equipment. |
| Charge Pump Current | 158–2528 µA in 9 discrete steps; set via BIAS pin resistor (22–33 kΩ) and register-controlled scaling - supports loop bandwidth tuning and lock-time optimization. |
| Reference Input | 5–40 MHz at REFIN pin; programmable R-divider (4–16383) allows flexible crystal or clock source use without external dividers. |
| Prescaler Options | 8/9, 16/17, or 32/33 dual-modulus; determines minimum N-divider step size (e.g., P=32 → Nmin=992), critical for channel spacing compliance. |
| Lock Detect Output | Digital or analog LD signal; digital mode uses configurable 7/15/31/63 consecutive error thresholds - enables robust PLL status monitoring in production firmware. |
| Supply Voltages | PVDD = 2.7–5.5 V (peripherals); CPVDD = up to 5.5 V (charge pump); independent rails reduce noise coupling into sensitive analog paths. |
| Operating Temperature | −40°C to +85°C; qualified for industrial and outdoor wireless infrastructure deployment without derating. |
Pinout & Package
AK1542A is housed in a 24-pin QFN package (4 mm × 4 mm × 0.75 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per AKM MS1399-E-02 datasheet Rev. 2014/4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CPVDD (Pin 1) | Charge pump power supply | Independent 2.7–5.5 V rail isolates high-current charge pump switching noise from digital logic and reference circuits. |
| LE, DATA, CLK (Pins 4–6) | 3-wire serial interface control | Schmidt-trigger inputs enable robust communication with microcontrollers over noisy PCBs; LE latches 24-bit register writes. |
| LD (Pin 7) | Lock detect output | Active-low open-drain output; configurable as analog (PFD output) or digital (logic-filtered) - directly interfaces FPGA GPIO or MCU interrupt lines. |
| PDN1 / PDN2 (Pins 8–9) | Power-down control | PDN1 enables LDO; PDN2 enables PLL core; strict power-up sequence (PDN1→50 µs→PDN2) prevents undefined state and latch-up. |
| RFINP / RFINN (Pins 16–17) | Differential RF input | Accepts prescaler input from VCO; internal biasing supports 50 Ω terminated differential signals - minimizes external matching components. |
| GPO1 / GPO2 (Pins 12–13) | General-purpose outputs | CMOS-level digital outputs referenced to PVDD; software-controllable via Address5 register - used for antenna switch or PA enable sequencing. |
| BIAS (Pin 19) | Charge pump current setting | Resistor-connected node (22–33 kΩ) sets Icp_min; combined with CP1/CP2 register bits to scale final current - enables precision loop filter design. |
| CP / CPZ / SWIN (Pins 21–23) | Loop filter interface | CP = charge pump output; CPZ = loop filter intermediate node (must be connected even in standard mode); SWIN = Fast Lock Up enable node. |
Key Features
| Feature | Design Value |
|---|---|
| Fast Lock Up Mode | Enables dual-charge-pump operation (CP1 + CP2) with programmable timer (1–8191 PFD cycles); reduces lock time by >5× vs. standard mode without changing loop filter. |
| Programmable Lock Detection | Digital LD threshold configurable to 7/15/31/63 consecutive valid phase comparisons - balances false-lock immunity and acquisition speed in dynamic RF environments. |
| Separate Charge Pump Supply | CPVDD pin decouples charge pump switching transients from digital and analog supplies - preserves reference stability and reduces spurious emissions. |
| Two General-Purpose Outputs | GPO1/GPO2 are register-controlled CMOS outputs tied to PVDD; eliminate need for external GPIO expanders in compact RF module designs. |
| Low Power Consumption | 2.2 mA typical IDD2 (PVDD) + 0.4–0.9 mA IDD3 (CPVDD) in active mode; <10 µA in full power-down (PDN1=PDN2=Low) - extends battery life in portable test gear. |
Applications
| Wireless Base Station Transceiver | RF Test Equipment Synthesizer |
|---|---|
|
Use Scenario: Generating stable local oscillator signals for up/down-conversion in multi-carrier LTE/5G macrocell radios. IC Role / Device Role / Timing Role: Integer-N frequency synthesizer providing VCO control voltage via external loop filter; sets channel frequency with ≤1 kHz resolution. Use Value: Dual-modulus prescaler and 24-bit programmability support 200 kHz–20 MHz channel spacing; Fast Lock Up enables rapid frequency hopping during TDD guard intervals. |
Use Scenario: Precision signal generation in benchtop spectrum analyzers and vector signal generators requiring fast settling and low phase noise. IC Role / Device Role / Timing Role: Core PLL component driving high-performance VCO; configured via microcontroller over 3-wire interface for automated calibration sequences. Use Value: Independent CPVDD and low 2.2 mA consumption allow integration into thermally constrained instrument modules; analog LD output feeds real-time lock monitoring circuitry. |
| Industrial IoT Gateway Radio | Automotive Radar Clock Source |
|
Use Scenario: Frequency synthesis for sub-GHz ISM band (868/915 MHz) transceivers in smart metering and asset tracking gateways. IC Role / Device Role / Timing Role: Reference-to-RF synthesizer generating FSK/GFSK carrier frequencies; GPO1 controls external PA enable timing. Use Value: −40°C to +85°C rating ensures reliability in uncontrolled outdoor enclosures; low IDD in power-save mode (PDN1=High, PDN2=Low) extends battery life to >10 years. |
Use Scenario: Providing clean, jitter-controlled clock to 77 GHz radar MMICs in ADAS forward collision warning systems. IC Role / Device Role / Timing Role: Low-noise integer-N synthesizer feeding VCO buffer stage; BIAS resistor fine-tunes charge pump current to meet RMS jitter <100 fs spec. Use Value: Separate PVDD/CPVDD rails prevent digital switching noise from modulating VCO supply; digital LD with 31-cycle threshold ensures robust lock detection under EMI stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integer-N frequency synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMX2531LQ1770E | Integrated VCO (1770 MHz max), no external loop filter required; lower max output frequency (1770 MHz vs. AK1542A's 600 MHz VCO drive capability). | Targeted at single-chip RF synthesizers; unsuitable where external high-power VCOs or custom loop filters are needed. | Select when board space is critical and VCO integration is acceptable; avoid when external VCO control or ultra-low phase noise via optimized passive filter is required. |
| ADF4351BCPZ | Fractional-N architecture; wider output range (35–4400 MHz); higher typical current (24 mA vs. 2.2 mA). | Supports fine frequency resolution (Hz-level) and wideband sweep; less optimal for fixed-channel, low-power, integer-only applications. | Choose for lab-grade instruments needing fractional synthesis; AK1542A remains preferred for cost-sensitive, low-power, integer-N telecom infrastructure. |
Compared with LMX2531LQ1770E and ADF4351BCPZ, the AK1542A delivers superior power efficiency and external VCO flexibility at the expense of integrated VCO convenience and fractional resolution - making it ideal for high-volume, thermally constrained, integer-N RF systems where loop filter optimization is paramount.
Availability
AK1542A is available at Aetrix Electronics and suitable for wireless infrastructure, RF test equipment, industrial IoT gateways, and automotive radar systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for AK1542A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in analog, mixed-signal, and sensor ICs, with leadership in audio codecs, Hall-effect sensors, and precision timing devices.
The AK1542A belongs to AKM's RF frequency synthesis product line, engineered specifically for high-efficiency, low-noise integer-N PLL implementations in wireless infrastructure and instrumentation - emphasizing external VCO control, flexible power partitioning, and fast lock capability.
FAQ
What is the recommended power-up sequence for the AK1542A?
The AK1542A requires strict sequencing: apply PVDD and CPVDD first, then assert PDN1 High (enabling internal LDO), wait ≥50 µs, then assert PDN2 High (enabling PLL core). This prevents undefined register states and ensures reliable initialization. All registers must be written after PDN2 goes High, as initial values are undefined per AKM MS1399-E-02.
How does the Fast Lock Up mode function in the AK1542A?
The AK1542A Fast Lock Up mode activates a second charge pump (CP2) and internal loop filter switch for a user-defined duration (1–8191 PFD cycles), accelerating lock time without altering the main loop filter. It triggers on frequency change or PDN2 transition when FASTEN bit (Address4, D16) = 1. After the timer expires, CP2 disables and CP1 resumes - preserving steady-state phase noise performance.
Can the AK1542A operate with a single supply voltage?
Yes, but not optimally. While PVDD and CPVDD may share a 3.3 V or 5.0 V rail, AK1542A's specification explicitly defines separate supply domains to isolate charge pump switching noise from digital and reference circuits. Using a shared rail risks increased phase noise and spurious emissions - AKM recommends independent filtering and routing for CPVDD in noise-sensitive RF designs.
What are the absolute maximum ratings for the AK1542A's digital input pins?
Per AKM MS1399-E-02, digital input pins (CLK, DATA, LE, PDN1, PDN2, TEST1–3) tolerate −0.3 V to VDD1+0.3 V, where VDD1 is the PVDD voltage (max 6.5 V). Exceeding these limits risks permanent damage. Input current must stay within ±10 mA. These ratings assume proper PCB layout with local decoupling and ESD protection diodes if interfacing to non-5 V tolerant controllers.
How is charge pump current calibrated on the AK1542A?
AK1542A charge pump current is set by two factors: (1) a resistor (22–33 kΩ) connected to the BIAS pin, establishing Icp_min = 8.55 / RBIAS, and (2) CP1/CP2 register bits (Address2) scaling that base value by (setting + 1) for values 0–7, or ×0.5 for setting 8. For example, with 27 kΩ and CP1=001, Icp = 316 µA × 2 = 632 µA - enabling precise loop filter design per target bandwidth.
AK1542A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 600MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
AK1542A FAQ
1.How can I place an order for AK1542A through Aetrix?
Please submit a Request for Quotation (RFQ) for AK1542A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK1542A reliable?
The price and inventory of AK1542A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK1542A is usually 5 days.
3.What payment methods are accepted for AK1542A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK1542A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK1542A?
AK1542A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK1542A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK1542A?
For technical support, including AK1542A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK1542A requirements.
6.How does Aetrix verify that AK1542A is sourced from the original manufacturer or authorized distributors?
All AK1542A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK1542A meets industry standards.
7.What is the process for return or replacement of AK1542A?
All AK1542A units undergo pre-shipment inspection (PSI). If there is an issue with AK1542A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK1542A part is unused and in its original packaging.
Return procedure for AK1542A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK1542A Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

