Asahi Kasei Microdevices/AKM AK1544
- Part No.:
- AK1544
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
AK1544.pdf
- Description:
- IC PLL RF FREQ SYNTHESIZER 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,032
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK1544 from Asahi Kasei Microdevices is a 1300MHz integer-N frequency synthesizer featuring a dual-modulus prescaler (P/P+1), programmable divider, and highly accurate 9-step adjustable charge pump. It operates from 2.7V to 5.5V, delivers 2.8mA typical supply current, and integrates lock detection and two general-purpose output pins for RF front-end control in wireless transceivers.
For engineers reviewing the AK1544 datasheet, AK1544 pinout, AK1544 application, or AK1544 equivalent, this device supports precise RF frequency synthesis in 400–1300MHz bands with fast-lock capability, separate charge pump and interface power domains, and digital/analog lock detect selection - critical for GSM/EDGE, ISM-band radios, and low-power portable RF systems.
Technical Context
The AK1544 implements an integer-N PLL architecture with R, A/B, and prescaler counters driving a phase-frequency detector (PFD) and dual-mode charge pump (CP1/CP2). Its dual-modulus prescaler supports 16/17, 32/33, and 64/65 division ratios, enabling wideband frequency coverage while maintaining integer-N simplicity and low spurious performance.
Register-controlled fast lockup mode uses a dedicated timer (FAST[12:0]) and secondary charge pump (CP2) to accelerate PLL settling; lock detection is configurable as analog (direct PFD output) or digital (N-consecutive-error threshold logic), with LDCNTSEL[1:0] selecting 7/15/31/63 cycles for validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Frequency | 400–1300 MHz input range at RFINP/RFINN - enables direct VCO feedback in UHF ISM, cellular front-ends, and wireless infrastructure. |
| Charge Pump Current Range | 160–2530 µA in 9 discrete steps - allows fine-tuning of loop bandwidth and phase noise vs. lock time trade-offs via BIAS resistor and CP1/CP2 registers. |
| Reference Input Range | 4–40 MHz at REFIN pin with 4–16383 programmable division - supports crystal oscillators, TCXOs, or clock sources across diverse system architectures. |
| Supply Voltages | PVDD = 2.7–5.5 V (peripherals); CPVDD = up to 5.5 V (charge pump) - enables independent noise isolation and rail optimization for analog/RF sections. |
| Power Consumption | 2.8 mA typical total IDD (excluding CPVDD current) - reduces thermal load and extends battery life in portable RF modules. |
| Lock Detection | Digital or analog LD output with selectable N-cycle threshold (7/15/31/63) - provides reliable PLL status reporting for system-level synchronization and fault recovery. |
| Package | 24-pin QFN, 4 mm × 4 mm × 0.7 mm, 0.5 mm pitch - compact footprint compatible with high-density RF PCB layouts and thermal management requirements. |
Pinout & Package
AK1544 is housed in a 24-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad connected to DVSS. Power domains are segregated: PVDD/PVSS for digital/peripheral circuitry, CPVDD/CPVSS for charge pump, and DVSS as digital ground.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CPVDD (Pin 1) | Charge pump power supply | Independent 2.7–5.5 V rail isolates charge pump noise from digital logic and enables optimized loop filter performance. |
| LE, DATA, CLK (Pins 4–6) | 3-wire serial interface inputs | Schmidt-triggered digital control bus for 24-bit register writes; LE latches data on rising edge after 24 clock cycles. |
| LD (Pin 7) | Lock detect output | Active-low open-drain signal indicating PLL lock state; configurable as analog (PFD output) or digital (threshold-validated) mode. |
| PDN1 / PDN2 (Pins 8–9) | Power-down control inputs | Two-stage sequencing: PDN1 enables LDO/VREF, PDN2 enables PLL core - prevents undefined states during power-up/down. |
| RFINP / RFINN (Pins 16–17) | Differential RF input | Accepts 400–1300 MHz VCO feedback signals with –10 to +5 dBm sensitivity; internal termination supports 50 Ω systems. |
| GPO1 / GPO2 (Pins 12–13) | General-purpose outputs | Programmable digital outputs (register-controlled) for RF switch biasing, PA enable/disable, or band-selection control in multi-band radios. |
| BIAS (Pin 19) | Charge pump current setting | Connects external 22–33 kΩ resistor to set Icp_min baseline; CP1/CP2 register values scale final current in 9 discrete steps. |
| CP / CPZ / SWIN (Pins 21–23) | Loop filter interface | CP = charge pump output; CPZ = internal node for loop filter capacitor connection (must not float); SWIN = optional fast-lock resistor input. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-modulus prescaler | Configurable 16/17, 32/33, or 64/65 division ratio - extends synthesizer range without fractional-N complexity or increased spurs. |
| Fast lockup mode | Timer-controlled (FAST[12:0]) activation of secondary charge pump CP2 - reduces PLL lock time by up to 3× versus standard operation. |
| Separate power domains | Dedicated CPVDD and PVDD supplies - minimizes coupling between analog charge pump and digital interface, improving phase noise and jitter. |
| Programmable lock detection | Selectable digital (N-cycle threshold) or analog (raw PFD output) LD mode - supports both deterministic timing validation and analog loop monitoring. |
| Two general-purpose outputs | GPO1/GPO2 controlled via Address 5 register - eliminates need for external GPIO expanders when managing RF front-end components. |
Applications
| GSM/EDGE Transceiver | ISM-Band Wireless Sensor Node |
|---|---|
|
Use Scenario: Frequency synthesis for 850/900/1800/1900 MHz cellular transmit/receive paths with tight spectral mask compliance. IC Role / Device Role / Timing Role: Integer-N PLL synthesizer generating local oscillator signals synchronized to baseband clock and reference oscillator. Use Value: Low 2.8 mA supply current and integrated lock detect reduce system power and simplify RF calibration routines in battery-powered handsets. |
Use Scenario: Low-cost, low-power sub-GHz radio in smart metering, industrial telemetry, and home automation endpoints. IC Role / Device Role / Timing Role: RF frequency source for 433/868/915 MHz transceivers requiring stable channel spacing and fast wake-up response. Use Value: Fast lockup mode cuts channel-switching time below 100 µs, enabling duty-cycled operation and extended battery life. |
| Portable Medical Telemetry | Test & Measurement Signal Generator |
|
Use Scenario: Compact wearable ECG/SpO₂ monitor transmitting physiological data over proprietary 2.4 GHz or sub-GHz links. IC Role / Device Role / Timing Role: Frequency synthesizer providing clean LO signals for direct-conversion transmitters with minimal board area. Use Value: 4 mm × 4 mm QFN package and dual GPOs allow integration of RF front-end control without additional ICs or layout space. |
Use Scenario: Benchtop RF source module requiring stable, programmable output from 400–1300 MHz with repeatable lock behavior. IC Role / Device Role / Timing Role: Core PLL engine in modular signal generator architecture, driven by microcontroller via 3-wire interface. Use Value: Digital lock detect with configurable N-cycle threshold ensures deterministic pass/fail verification during automated test sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integer-N frequency synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMX2485E | Wider 10–6000 MHz RF input; integrated VCO; higher 5.5 mA typical current; requires external loop filter tuning. | Better suited for wideband test equipment where VCO integration simplifies design; less optimal for ultra-low-power portable use. | Choose LMX2485E when VCO integration and >1300 MHz coverage outweigh current and size constraints. |
| ADF4350 | Fractional-N architecture; 35–4400 MHz output; higher phase noise floor; SPI interface; no dual GPOs. | Ideal for broadband spectrum analysis or agile hopping systems needing sub-Hz resolution; lacks integrated RF front-end control. | Choose ADF4350 when fractional-N flexibility and wide output range justify added complexity and higher power. |
Compared with LMX2485E and ADF4350, the AK1544 offers lower quiescent current (2.8 mA), smaller 4 mm × 4 mm QFN footprint, and built-in GPOs for RF front-end control - making it optimal for space- and power-constrained integer-N applications below 1300 MHz.
Availability
AK1544 is available at Aetrix Electronics and suitable for GSM/EDGE transceivers, ISM-band sensor nodes, portable medical telemetry, and benchtop RF signal generators requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for AK1544 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in analog, mixed-signal, and sensor ICs, with leadership in audio codecs, Hall-effect sensors, and precision timing solutions.
The AK1544 belongs to AKM's RF frequency synthesis product line, designed specifically for low-power, high-integration wireless communication systems requiring robust integer-N PLL performance in compact form factors.
FAQ
What is the maximum operating frequency supported by the AK1544?
The AK1544 supports an RF input frequency range of 400 MHz to 1300 MHz at its RFINP/RFINN pins. This makes it suitable for UHF ISM bands, GSM/EDGE cellular infrastructure, and other wireless systems operating below 1.3 GHz. The device does not generate output directly but controls external VCOs within this range via its PLL loop.
How is charge pump current configured on the AK1544?
Charge pump current on the AK1544 is set using a 22–33 kΩ resistor connected to the BIAS pin, establishing a base current (Icp_min), then scaled via CP1[3:0] (normal mode) or CP2[3:0] (fast lockup mode) register bits. Each register value selects one of nine discrete current levels from 160 µA to 2530 µA, with 10% mismatch tolerance between source/sink currents.
Does the AK1544 support both analog and digital lock detection?
Yes, the AK1544 supports both analog and digital lock detection modes. Setting D[13]={LD} in Address 4 selects analog mode (LD pin outputs raw PFD voltage) or digital mode (LD pin asserts "High" after N consecutive valid phase comparisons). N is configurable as 7, 15, 31, or 63 cycles via LDCNTSEL[1:0].
What are the power sequencing requirements for the AK1544?
The AK1544 requires strict two-stage power sequencing: PDN1 must be asserted "High" before PDN2, with ≥50 µs delay between them. Simultaneous assertion is prohibited. This sequence enables the on-chip LDO and VREF before activating the PLL core, preventing undefined register states and ensuring reliable startup of the AK1544.
Can the AK1544's general-purpose outputs control RF switches directly?
Yes, the AK1544's GPO1 and GPO2 pins are programmable digital outputs controlled by Address 5 register bits. They drive "Low" or "High" (relative to PVDD) and can directly interface with common RF SPDT/SPST switches, PA enable inputs, or antenna diversity controllers - eliminating external GPIO drivers in compact RF designs.
AK1544 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 2:1
- Differential - Input:Output:
- Yes/No
- Frequency - Max:
- 1.3GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
AK1544 FAQ
1.How can I place an order for AK1544 through Aetrix?
Please submit a Request for Quotation (RFQ) for AK1544 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK1544 reliable?
The price and inventory of AK1544 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK1544 is usually 5 days.
3.What payment methods are accepted for AK1544?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK1544 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK1544?
AK1544 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK1544 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK1544?
For technical support, including AK1544 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK1544 requirements.
6.How does Aetrix verify that AK1544 is sourced from the original manufacturer or authorized distributors?
All AK1544 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK1544 meets industry standards.
7.What is the process for return or replacement of AK1544?
All AK1544 units undergo pre-shipment inspection (PSI). If there is an issue with AK1544, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK1544 part is unused and in its original packaging.
Return procedure for AK1544:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK1544 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

