Asahi Kasei Microdevices/AKM AK4556VT
- Part No.:
- AK4556VT
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- CODECS
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AK4556VT.pdf
- Description:
- IC STEREO CODEC 24BIT 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,607
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK4556VT from Asahi Kasei Microdevices is a low-voltage, 24-bit, 192kHz delta-sigma audio CODEC optimized for battery-powered digital audio subsystems. It delivers 103dB ADC SNR and 106dB DAC SNR at 3.0V supply, supports sampling rates up to 216kHz, uses integrated switched-capacitor filtering to reduce jitter sensitivity, and features single-ended analog I/O to minimize pin count and external component requirements - ideal for portable audio devices like wireless headphones and voice-enabled wearables.
For engineers reviewing the AK4556VT datasheet, AK4556VT pinout, AK4556VT application, or AK4556VT equivalent, key selection considerations include its 20-pin TSSOP package, master/slave audio interface flexibility (I2S/LJ/RJ), programmable digital high-pass filter (1Hz cutoff @48kHz), de-emphasis support for 32/44.1/48kHz, and quad-speed mode operation up to 192kHz with 2.7–3.6V supply.
Technical Context
The AK4556VT implements dual delta-sigma modulators with decimation (ADC) and interpolation (DAC) filters, supporting three audio interface formats-LJ, RJ, and I2S-selected via CKS3–CKS0 pins. Its digital high-pass filter (HPF) is configurable (ON/OFF) and scales with sampling frequency (e.g., 1Hz @48kHz, 4Hz @192kHz), while the DAC includes a fixed-coefficient IIR de-emphasis filter activated only in normal-speed mode via DEM0/DEM1 pins.
Operation spans three speed modes: Normal (8–54kHz), Double (54–108kHz), and Quad (108–216kHz), each with distinct MCLK divisors (e.g., 128fs, 192fs, 256fs) and power supply requirements (2.4–3.6V for Normal/Double; 2.7–3.6V for Quad). The device enters power-down/reset on PDN = "L", requiring one LRCK-cycle-initiated reset after power-up for stable operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit ADC and DAC - enables high-fidelity audio capture and playback with >115dB theoretical dynamic range. |
| Max Sampling Rate | 216kHz - supports ultra-high-resolution audio formats including DSD over PCM and studio-grade recording. |
| ADC SNR | 103dB @ VA=3.0V - achieves professional-grade signal fidelity with A-weighted measurement, critical for low-noise microphone preamp paths. |
| DAC SNR | 106dB @ VA=3.0V - ensures clean line-level output with minimal quantization noise, suitable for headphone drivers without post-filtering. |
| Analog I/O Type | Single-ended LIN/RIN and LOUT/ROUT - reduces PCB footprint and eliminates need for differential transformers or baluns. |
| Power Supply Range | 2.4–3.6V (Normal/Double), 2.7–3.6V (Quad) - compatible with single-cell Li-ion (3.0–3.6V) and regulated 3.3V rails. |
| Total Supply Current | 27.5mA typ @ fs=48kHz - enables >10-hour battery life in portable audio when paired with efficient DC-DC conversion. |
Pinout & Package
Packaged in a 20-pin TSSOP (6.5mm × 6.4mm, 0.65mm pitch), the AK4556VT uses a compact surface-mount footprint optimized for space-constrained portable designs. Pin 1 is marked by a dot or beveled corner per JEDEC MO-153.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RIN | ADC right-channel analog input | Single-ended, 8kΩ input impedance @48kHz; biased to VCOM (0.5×VA); full-scale input = 0.7×VA Vpp. |
| LIN | ADC left-channel analog input | Identical electrical characteristics to RIN; supports stereo recording with matched gain and phase. |
| LOUT / ROUT | DAC left/right analog outputs | Single-ended, 5kΩ load resistance capability; Hi-Z during PDN = "L"; full-scale output = 0.7×VA Vpp. |
| PDN | Power-down & reset control | Active-low; initiates hardware reset and places all analog/digital blocks into ultra-low-current state (<100μA). |
| SDTI / SDTO | Serial audio data input/output | 24-bit MSB-first, 2's complement; supports I2S, LJ, and RJ formats depending on CKS3–CKS0 configuration. |
| LRCK / BCLK / MCLK | Audio clock interface | LRCK = channel clock (fs); BCLK = bit clock (32–128fs); MCLK = master clock (128–768fs); all support master/slave operation. |
| VCOM | Common-mode voltage reference | Internally generated 0.5×VA output; used as analog bias point for inputs/outputs; requires 2.2μF + 0.1μF decoupling. |
| DEM0 / DEM1 | DAC de-emphasis control | Set de-emphasis time constant (50/15μs) for 32/44.1/48kHz; disabled automatically in Double/Quad speed modes. |
| CKS0–CKS3 | Mode configuration inputs | Select HPF enable/disable, master/slave, MCLK divisor, and audio interface format (16 combinations per Table 3). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated switched-capacitor anti-aliasing filter | Reduces external RC filter requirements and improves jitter immunity versus discrete op-amp-based solutions. |
| Configurable digital high-pass filter (HPF) | 1Hz cutoff @48kHz (scales with fs); eliminates DC offset without analog coupling capacitors in AC-coupled systems. |
| Three audio interface formats (I2S/LJ/RJ) | Enables direct interoperability with diverse SoCs, DSPs, and microcontrollers without protocol translation logic. |
| Quad-speed sampling mode (up to 192kHz) | Supports high-resolution audio playback and recording in consumer and prosumer applications with minimal layout changes. |
| Low-power design (27.5mA @48kHz) | Extends battery runtime in portable audio products while maintaining professional-grade SNR performance. |
Applications
| Wireless Headphones | Smart Speaker Audio Front-End |
|---|---|
Use Scenario: Compact Bluetooth headphones requiring low-latency, high-SNR audio decode and mic input with minimal BOM count. IC Role / Device Role / Timing Role: Dual-role CODEC handling DAC playback (stereo 96kHz) and ADC voice capture (48kHz), synchronized via shared MCLK/LRCK. Use Value: Single-ended I/O eliminates 4x coupling caps; 106dB DAC SNR enables transparent audio reproduction; 20-pin TSSOP fits <8mm² PCB area. | Use Scenario: Voice-controlled smart speaker with far-field mic array and high-fidelity music playback. IC Role / Device Role / Timing Role: Central audio hub interfacing multi-mic ADC inputs and stereo DAC outputs, operating in slave mode with host SoC. Use Value: 103dB ADC SNR captures quiet voice commands; programmable HPF removes wind/movement-induced DC drift; I2S compatibility ensures plug-and-play integration. |
| Portable Digital Audio Recorder | USB-C Audio Adapter |
Use Scenario: Pocket-sized field recorder capturing studio-quality stereo audio at 192kHz using internal rechargeable battery. IC Role / Device Role / Timing Role: High-resolution ADC front-end with selectable de-emphasis and HPF, running in quad-speed mode with external crystal oscillator. Use Value: 216kHz max sampling supports future-proof recording; 24-bit resolution preserves dynamic range; low 27.5mA current draw extends recording time. | Use Scenario: Plug-and-play USB-C dongle converting digital audio from mobile phone to analog 3.5mm output and mic input. IC Role / Device Role / Timing Role: Bridge CODEC accepting USB-audio I2S stream (slave mode) and driving line/headphone loads with minimal external components. Use Value: Single 3.3V supply simplifies power design; LOUT/ROUT Hi-Z during PDN enables automatic mute on disconnect; compact TSSOP eases mechanical integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio CODEC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4552VT | Lower max sampling rate (100kHz), no HPF disable, no master mode, 16-pin TSSOP, 97dB/100dB SNR. | Targeted at cost-sensitive, lower-bandwidth portable audio where 192kHz and flexible clocking are unnecessary. | Choose AK4552VT only if system does not require >100kHz sampling, HPF disabling, or master-clock generation. |
| CS42L52-CNZ | 24-bit, 192kHz, but 1.8V core/3.3V I/O; integrated charge pump; 102dB/105dB SNR; 24-pin QFN. | Designed for ultra-low-power mobile SoC integration with embedded regulators; lacks de-emphasis and has different pinout. | Prefer CS42L52-CNZ when powering from 1.8V domain or needing integrated LDOs; avoid if de-emphasis or TSSOP footprint is required. |
Compared with AK4552VT and CS42L52-CNZ, the AK4556VT uniquely combines 216kHz sampling, user-controllable HPF disable, master-mode clock generation, and TSSOP packaging - making it optimal for mid-tier portable audio where flexibility, SNR, and layout simplicity are jointly prioritized.
Availability
AK4556VT is available at Aetrix Electronics and suitable for wireless headphones, smart speaker audio front-ends, portable digital audio recorders, USB-C audio adapters, and voice-enabled wearables requiring stable component supply across production lifecycles.
Supply support for AK4556VT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in high-performance analog and mixed-signal ICs for audio, sensor, and power applications.
The AK4556VT belongs to AKM's professional-grade audio CODEC product line, designed specifically for battery-powered, space-constrained digital audio subsystems demanding high SNR, wide sampling rate support, and minimal external component count.
FAQ
What is the maximum sampling rate supported by the AK4556VT?
The AK4556VT supports a maximum sampling rate of 216kHz in quad-speed mode. This is achieved with a 128fs or 192fs master clock (e.g., 24.576MHz for 192kHz). At this rate, the device operates with 2.7–3.6V analog/digital supplies and maintains 90dB S/(N+D) and 106dB DAC SNR per the datasheet specifications on page 7.
Does the AK4556VT support master clock generation?
Yes, the AK4556VT supports master mode operation where it generates BCLK and LRCK outputs. In master mode, MCLK must be supplied externally, and the device outputs BCLK at 64fs and LRCK at 1fs. Mode selection is controlled by CKS3–CKS0 pins (e.g., CKS3=H, CKS2=H, CKS1=L, CKS0=L configures master mode with I2S format per Table 3).
How is the digital high-pass filter (HPF) configured on the AK4556VT?
The AK4556VT's digital HPF is enabled or disabled via the CKS3–CKS0 pin configuration (e.g., CKS3=L, CKS2=L, CKS1=L, CKS0=L enables HPF; CKS3=L, CKS2=L, CKS1=H, CKS0=L disables it). The cutoff frequency scales with sampling rate - 1Hz at 48kHz, 2Hz at 96kHz, and 4Hz at 192kHz - and is used for DC-offset cancellation in ADC paths.
Can the AK4556VT operate with a single 3.3V supply?
Yes, the AK4556VT operates with a single 3.3V supply across all speed modes: VA and VD can both be tied to 3.3V, which falls within the specified 2.4–3.6V (Normal/Double) and 2.7–3.6V (Quad) ranges. Decoupling requires separate 0.1μF ceramic + 10μF electrolytic on VA/VSS and 2.2μF + 0.1μF on VCOM per page 20 of the datasheet.
What audio interface formats does the AK4556VT support?
The AK4556VT supports three audio interface formats: I2S, left-justified (LJ), and right-justified (RJ). Format selection is determined by CKS3–CKS0 pins (Table 3) and further differentiated by SDTI/SDTO alignment (Table 4). All formats use MSB-first, 2's complement data with 24-bit resolution and support both master and slave clocking modes.
AK4556VT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 91 / 90
- Dynamic Range, ADCs / DACs (db) Typ:
- 103 / 106
- Voltage - Supply, Analog:
- 2.4V ~ 3.6V, 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.4V ~ 3.6V, 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
AK4556VT FAQ
1.How can I place an order for AK4556VT through Aetrix?
Please submit a Request for Quotation (RFQ) for AK4556VT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK4556VT reliable?
The price and inventory of AK4556VT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK4556VT is usually 5 days.
3.What payment methods are accepted for AK4556VT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK4556VT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK4556VT?
AK4556VT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK4556VT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK4556VT?
For technical support, including AK4556VT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK4556VT requirements.
6.How does Aetrix verify that AK4556VT is sourced from the original manufacturer or authorized distributors?
All AK4556VT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK4556VT meets industry standards.
7.What is the process for return or replacement of AK4556VT?
All AK4556VT units undergo pre-shipment inspection (PSI). If there is an issue with AK4556VT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK4556VT part is unused and in its original packaging.
Return procedure for AK4556VT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK4556VT Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

