Asahi Kasei Microdevices/AKM AK4953AEN
- Part No.:
- AK4953AEN
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- CODECS
- Package:
- 36-WFQFN Exposed Pad
- Datasheet:
-
AK4953AEN.pdf
- Description:
- IC STEREO CODEC 24BIT 36QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,401
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK4953AEN from Asahi Kasei Microdevices (AKM) is a low-power 24-bit stereo audio CODEC with integrated microphone amplifier, capacitor-less headphone amplifier, and mono Class-AB speaker amplifier. It supports digital MIC interface, wind-noise reduction, 5-band notch filtering, and ALC for both recording and playback. Designed for portable devices requiring simultaneous record/playback-such as voice-enabled wearables, Bluetooth headsets, and compact smart speakers.
For engineers reviewing the AK4953AEN datasheet, AK4953AEN pinout, AK4953AEN application, or AK4953AEN equivalent, key selection considerations include its 36-pin QFN package, dual power domain (DVDD=1.6–2.0V, SVDD=0.9–5.5V), BTL speaker output delivering 400mW@8Ω at 3.3V, and support for I²C/3-wire control up to 400kHz.
Technical Context
The AK4953AEN integrates a 24-bit sigma-delta ADC with programmable HPF (3.4–217.6Hz), decimation LPF (73dB stopband attenuation), and digital ALC (±54dB range, 0.375dB step). Its DAC features 24-bit resolution, de-emphasis filter (50/15μs), and 4-band EQ, feeding independent cap-less headphone and BTL speaker amplifiers.
Audio interface supports MSB-first, 2's complement format in I²S, left-justified, or right-justified modes at sampling rates from 7.35kHz to 96kHz. Clocking options include PLL master/slave (11.2896–27MHz MCKI), external clock (256fs–1024fs), and flexible BICK/LRCK timing with ±35ns setup/hold margins in master mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit ADC/DAC - enables high-fidelity audio capture and playback with >95dB dynamic range. |
| ADC S/(N+D) | 85dB @ 0dB MIC gain - ensures clean voice recording even in low-SNR environments. |
| DAC S/N | 96dB - delivers low-noise headphone output suitable for premium audio playback. |
| Headphone Output | 24mW @ 16Ω, cap-less - eliminates AC-coupling capacitors, reducing BOM count and board area. |
| Speaker Output | 400mW @ 8Ω (BTL, SVDD=3.3V) - drives small speakers directly from single-cell Li-ion or alkaline batteries. |
| Power Supply Range | DVDD: 1.6–2.0V; SVDD: 0.9–5.5V - enables flexible power architecture with independent digital and speaker rails. |
| Sampling Rate | 7.35–96kHz - supports wide-range audio applications from voice assistants to high-res music playback. |
| Control Interface | I²C Fast-Mode (400kHz) or 3-wire serial - simplifies host MCU integration with minimal GPIO usage. |
Pinout & Package
AK4953AEN is housed in a 36-pin QFN package (5mm × 5mm, 0.4mm pitch) with exposed thermal pad. Pin functions are validated per AKM MS1252-E-05 datasheet Rev. 05 (2015), including dedicated MIC power (MPWR1/MPWR2), charge-pump terminals (CP/CN/PVEE), and separate analog/digital/IO/speaker supply pins (AVDD/DVDD/TVDD/SVDD).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PDN | Power-down & reset input | Active-low global reset; must be held low at power-up and transitioned high after all supplies stabilize. |
| SDTI / SDTO | Serial audio data I/O | Full-duplex I²S-compatible interface; supports 16/24-bit MSB-justified or LSB-justified formats. |
| LRCK / BICK | Audio frame & bit clock | Configurable master/slave operation; LRCK edge aligns with sample boundaries, BICK provides bit-synchronous timing. |
| HPL / HPR | Cap-less headphone outputs | Class-AB outputs with pop-noise suppression; require no DC-blocking capacitors for direct connection to 16Ω loads. |
| SPP / SPN | BTL speaker outputs | Differential outputs enabling 400mW into 8Ω at 3.3V; SVDD rail powers internal driver stage independently. |
| MCKI / MCKO | Master clock I/O | MCKI accepts PLL reference (11.2896–27MHz) or external clock (256fs–1024fs); MCKO outputs derived clock for system synchronization. |
| CSN/SDA / CCLK/SCL | I²C or 3-wire control interface | I²C mode uses SDA/SCL; 3-wire mode uses CSN/CDTIO/CCLK - selectable via I2C pin (pin 16). |
| MPWR1 / MPWR2 | MIC bias voltage outputs | Provide regulated ~2.3V bias to electret microphones; each supports up to 1kΩ load and 30pF capacitance. |
Key Features
| Feature | Design Value |
|---|---|
| Digital MIC interface | Native DMDAT/DMCLK support enables direct connection to PDM microphones without external conversion logic. |
| Wind-noise reduction filter | Integrated high-pass + notch filtering suppresses low-frequency turbulence artifacts common in outdoor voice capture. |
| Charge-pump negative voltage generator | Generates PVEE for cap-less headphone output, eliminating four external 100μF coupling capacitors and saving >15mm² PCB area. |
| Wide SVDD operating range | 0.9–5.5V allows direct battery connection-from single-cell NiMH (1.2V) to dual-cell Li-ion (4.2V)-without LDO overhead. |
| Hi-Z headphone mode | Pin 5 (CSN/SDA) configures HPL/HPR into high-impedance state during power-down, preventing leakage current into connected headphones. |
| Programmable 5-band notch filter | Targets narrowband interference (e.g., GSM noise, switching regulator harmonics) with user-selectable center frequencies and depths. |
Applications
| Voice-Activated Wearables | Bluetooth Headset Audio Hub |
|---|---|
Use Scenario: Compact ear-worn device capturing voice commands in noisy environments while playing audio feedback. IC Role / Device Role / Timing Role: Single-chip audio hub handling analog MIC preamp, 24-bit ADC with wind-noise filter, DAC, cap-less HP amp, and speaker driver. Use Value: 85dB ADC SNR and 5-band notch filtering ensure intelligible wake-word detection; 24mW HP output drives balanced armature drivers without coupling caps. | Use Scenario: Dual-mode headset supporting hands-free calls (MIC-in + SPK-out) and media playback (DAC-in + HP-out) over Bluetooth LE. IC Role / Device Role / Timing Role: Full-duplex audio processor with independent ALC on MIC path and digital volume on HP/SPK paths, synchronized via BICK/LRCK. Use Value: Shared ALC/volume circuitry reduces control register complexity; BTL speaker output delivers 100mW@8Ω at 1.5V SVDD for ultra-low-power call mode. |
| Smart Speaker Control Module | Portable Medical Voice Recorder |
Use Scenario: Edge node in multi-room audio system performing local voice trigger processing before streaming to cloud. IC Role / Device Role / Timing Role: Low-latency audio front-end with programmable HPF, 4-band EQ, and digital ALC-feeding ASR engine via I²S. Use Value: 16-cycle group delay in ADC path (<1ms at 44.1kHz) enables real-time acoustic echo cancellation; 36-pin QFN fits tight space constraints near MEMS mic array. | Use Scenario: Battery-powered clinical recorder capturing patient interviews with high fidelity and long runtime. IC Role / Device Role / Timing Role: Ultra-low-power CODEC with 3.3mA typical current in MIC+ADC mode and 2.5V AVDD compatibility for coin-cell operation. Use Value: 88dB DR at 0dB MIC gain preserves vocal nuance; SVDD down to 0.9V extends battery life using single AAA cell; -30°C to +70°C rating supports field deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio CODEC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4645VN | 16-bit resolution, no speaker amp, no digital MIC interface, 32-pin QFN (4×4mm) | Lacks BTL speaker drive and PDM input; suited only for headphone-only playback or basic recording. | Select when cost-sensitive designs omit speaker output and require smaller footprint. |
| TLV320AIC3106IRHBT | 24-bit, stereo DAC + mono Class-D speaker amp (1.4W@4Ω), I²C-only control, 32-pin QFN | Higher speaker power but larger thermal footprint; no wind-noise filter or 5-band notch capability. | Select when >400mW speaker output is required and Class-D efficiency outweighs analog filter flexibility. |
Compared with AK4953AEN, AK4645VN offers lower integration and reduced feature set at lower cost, while TLV320AIC3106IRHBT trades analog signal-chain precision for higher speaker output and Class-D efficiency-making AK4953AEN optimal for compact, battery-constrained voice-centric systems needing balanced analog performance.
Availability
AK4953AEN is available at Aetrix Electronics and suitable for voice-activated wearables, Bluetooth headsets, and portable medical recorders requiring stable component supply across extended production lifecycles.
Supply support for AK4953AEN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in high-precision analog and mixed-signal ICs, particularly audio codecs, Hall-effect sensors, and power management solutions.
The AK4953AEN belongs to AKM's ultra-low-power audio codec product line, designed specifically for portable voice-interface applications where simultaneous high-SNR recording and efficient playback are critical under tight power and space constraints.
FAQ
What is the maximum sampling rate supported by the AK4953AEN?
The AK4953AEN supports audio sampling rates from 7.35kHz up to 96kHz in both PLL and external clock modes. At 96kHz, the ADC achieves 79–80dB S/(N+D) and the DAC maintains 96dB S/N, validated per MS1252-E-05 datasheet Section 8. This enables high-resolution audio playback and wideband voice capture in the AK4953AEN.
Does the AK4953AEN support digital microphone (PDM) inputs?
Yes, the AK4953AEN supports digital microphone interfaces via dedicated DMDAT (data input) and DMCLK (clock output) pins when DMIC bit = "1". These pins operate at 64fs clock rate and meet timing specs for standard PDM microphones, eliminating need for external PDM-to-I²S converters in the AK4953AEN design.
How does the charge-pump circuit in the AK4953AEN eliminate headphone coupling capacitors?
The AK4953AEN integrates an internal charge pump that generates a negative rail (PVEE) referenced to VSS3. This allows the cap-less headphone amplifier (HPL/HPR) to swing symmetrically around VCOM without DC-blocking capacitors. External 2.2μF capacitors between CP–CN and CN–VSS3 are required, but no large electrolytics are needed at the HP outputs in the AK4953AEN.
What is the operating temperature range of the AK4953AEN when the speaker amplifier is active?
When the speaker amplifier is enabled, the AK4953AEN is rated for ambient temperatures from −30°C to +70°C, as specified in Section 9 of the datasheet. This derating accounts for thermal dissipation from the BTL speaker driver stage. The full −30°C to +85°C range applies only when SPK-Amp is disabled, confirming thermal limits are tied directly to AK4953AEN functional configuration.
Can the AK4953AEN perform simultaneous recording and playback?
Yes, the AK4953AEN supports concurrent ADC and DAC operation, verified in Table 1 (Power Consumption) of the datasheet. In "LIN1/RIN1 → ADC & DAC → HP" mode, total current is 16.4mA (typ), and in "LIN1/RIN1 → ADC & DAC → SPK" mode, it is 17.4mA (typ), confirming full-duplex functionality is implemented in hardware and supported in the AK4953AEN.
AK4953AEN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 36-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- -
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- 3.3V
- Voltage - Supply, Digital:
- 1.8V
- Operating Temperature:
- -30°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QFN (5x5)
AK4953AEN FAQ
1.How can I place an order for AK4953AEN through Aetrix?
Please submit a Request for Quotation (RFQ) for AK4953AEN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK4953AEN reliable?
The price and inventory of AK4953AEN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK4953AEN is usually 5 days.
3.What payment methods are accepted for AK4953AEN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK4953AEN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK4953AEN?
AK4953AEN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK4953AEN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK4953AEN?
For technical support, including AK4953AEN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK4953AEN requirements.
6.How does Aetrix verify that AK4953AEN is sourced from the original manufacturer or authorized distributors?
All AK4953AEN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK4953AEN meets industry standards.
7.What is the process for return or replacement of AK4953AEN?
All AK4953AEN units undergo pre-shipment inspection (PSI). If there is an issue with AK4953AEN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK4953AEN part is unused and in its original packaging.
Return procedure for AK4953AEN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK4953AEN Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

