Asahi Kasei Microdevices/AKM AK5522VN
- Part No.:
- AK5522VN
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
AK5522VN.pdf
- Description:
- IC ADC 32BIT SIGMA-DELTA 24HQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK5522VN from Asahi Kasei Microdevices (AKM) is a 32-bit stereo delta-sigma analog-to-digital converter optimized for high-fidelity line/microphone input in USB audio interfaces, wireless speakers, and automotive infotainment systems. It delivers 108dB dynamic range, 98dB S/(N+D), and supports sampling rates from 8kHz to 192kHz with four selectable digital filter modes including short-delay slow-roll-off (4.4/fs group delay).
For engineers reviewing the AK5522VN datasheet, AK5522VN pinout, AK5522VN application, or AK5522VN equivalent, this page provides verified technical context on its integrated low-jitter PLL clock generation, 3.3V DAC power regulator, PSRR/CMRR performance under noisy supply conditions, and dual control mode (parallel/I²C) configuration.
Technical Context
The AK5522VN implements a multi-stage delta-sigma modulator architecture with decimation filtering, digital high-pass filtering (HPF), and programmable gain amplification (−3dB to +12dB). Its internal PLL synthesizes master clock (MCLK) from LRCK or BICK, eliminating external high-frequency clock routing to reduce EMI.
It features dual power domains: analog (4.5–5.5V or 3.0–3.6V) and digital (3.0–3.6V or 1.7–1.98V), with an integrated regulator (REGAO) delivering stable 3.3V for external DACs when AVDD = 4.5–5.5V, and REGDO providing 1.8V for DVDD = 3.0–3.6V operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution & Architecture | 32-bit stereo delta-sigma ADC with decimation LPF and digital HPF |
| Dynamic Range / S/N | 108dB typ. (A-weighted, −60dBFS, fs=48kHz), enabling >18-bit effective resolution |
| S/(N+D) | 98dB typ. at −1dBFS, 48kHz, 20Hz–20kHz BW - critical for low-noise microphone preamp stages |
| Sampling Rate Range | 8kHz to 192kHz - supports legacy telephony up to high-res audio (DSD over PCM) |
| PSRR / CMRR | 80dB typ. each - maintains performance when powered directly from USB bus or DC-DC converters |
| Group Delay (Short Delay Mode) | 4.4/fs - ~92μs at 48kHz, minimizing latency in real-time voice processing and active noise cancellation |
| Power Supply Options | Analog: 4.5–5.5V or 3.0–3.6V; Digital: 3.0–3.6V or 1.7–1.98V - enables flexible system-level power architecture |
| Control Interface | Pin-strapped parallel mode or I²C serial mode - simplifies integration in both cost-sensitive and feature-rich designs |
Pinout & Package
AK5522VN is housed in a 24-pin QFN package (4mm × 4mm, 0.5mm pitch) with exposed thermal pad. Pin functions are validated per AKM's official datasheet Rev. E-00 (2017), supporting differential, pseudo-differential, and single-ended input configurations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LINP / LINN / RINP / RINN | Differential analog inputs (L+/L−, R+/R−) | Support full-differential signal acquisition with >110dB interchannel isolation and 80dB CMRR |
| REGAO | Regulated 3.3V output for external DAC | Enables optimal DAC performance without separate LDO; requires 10μF + 0.1μF local decoupling |
| LOOP | PLL loop filter connection | External 0.01μF capacitor sets PLL bandwidth and jitter performance; critical for low-EMI clock synthesis |
| MCLK / LRCK / BICK / SDTO | Audio interface clock/data pins | Configurable as master or slave; MCLK can be output from PLL - eliminates need for external crystal oscillator |
| PDN | Active-low power-down/reset | Hardware-controlled shutdown reduces current to <10μA; enables fast wake-up in battery-powered devices |
| PSN | Control mode select (Parallel/I²C) | Pin-strapped selection avoids firmware dependency during boot - improves system robustness |
Key Features
| Feature | Design Value |
|---|---|
| Four digital filter modes | Selectable via pin or register: sharp/slow roll-off + short-delay variants - balances anti-aliasing rejection vs. group delay for voice vs. music applications |
| Integrated DAC power regulator | REGAO outputs regulated 3.3V from AVDD (4.5–5.5V); eliminates external LDO and associated noise coupling paths |
| Low-jitter PLL clock generator | Generates clean MCLK from LRCK/BICK - avoids board-level 100+MHz clock routing and EMI compliance risk |
| High PSRR/CMRR performance | 80dB rejection of supply/ground noise - allows direct use of USB VBUS or buck converter outputs without additional filtering |
| Flexible input configuration | Supports differential, pseudo-differential, and single-ended inputs - simplifies front-end design across microphone, line-in, and instrument sources |
| Ultra-low-latency operation | 4.4/fs group delay in Short Delay Slow Roll-off mode - essential for real-time acoustic echo cancellation and hearing aid processing |
Applications
| USB Audio Interface | Wireless Speaker System |
|---|---|
Use Scenario: High-resolution audio capture from microphones and instruments connected via USB-C or USB-A host. IC Role / Device Role / Timing Role: Primary stereo ADC converting analog mic/line signals to 32-bit I²S/TDM data; provides MCLK to companion DAC via internal PLL. Use Value: 108dB DR and 98dB S/(N+D) preserve subtle transients; PSRR/CMRR tolerance enables direct USB VBUS powering without linear regulators. | Use Scenario: Multi-mic array beamforming and Bluetooth audio playback in compact portable speakers. IC Role / Device Role / Timing Role: Dual-channel ADC digitizing MEMS microphone inputs; supplies clean 3.3V REGAO to external DAC (e.g., AK4432) for playback path. Use Value: Short-delay filter mode (4.4/fs) minimizes round-trip latency for voice assistant wake-word detection; QFN-24 saves PCB area in space-constrained enclosures. |
| Automotive Infotainment | Professional Audio Mixer |
Use Scenario: Cabin microphone input for hands-free calling and ANC in vehicles with noisy 12V DC-DC power rails. IC Role / Device Role / Timing Role: Low-noise ADC front-end accepting differential mic signals; rejects ripple from switching power supplies via 80dB PSRR. Use Value: Operates from 3.0–3.6V or 4.5–5.5V AVDD - compatible with automotive LDO outputs; −40°C to +105°C rating ensures reliability under hood conditions. | Use Scenario: Analog channel digitization in digital mixing consoles requiring ultra-low THD+N and precise gain staging. IC Role / Device Role / Timing Role: Precision ADC stage with programmable PGA (−3dB to +12dB) and A-weighted 108dB DR for clean headroom management. Use Value: Four filter options allow tailoring anti-aliasing response to source type (e.g., slow roll-off for speech, sharp for music); I²C control enables remote configuration via MCU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK5524VN | Pin-compatible upgrade with 110dB DR, 100dB S/(N+D), and extended 24-bit TDM support; same 24QFN package and pinout. | Targets higher-end pro-audio and studio gear where 2dB DR improvement justifies cost premium. | Drop-in replacement if board layout and firmware support extended register map; retains identical power, timing, and interface behavior. |
| CS5361-KZZ | 24-bit, 105dB DR, I²C-only control, no integrated DAC regulator or PLL; requires external master clock. | Suitable for cost-optimized consumer audio where lower resolution and external clocking are acceptable. | Not pin-compatible; requires PCB redesign and clock tree changes; lacks REGAO/PLL features critical for USB/noisy-supply use cases. |
Compared with AK5522VN, AK5524VN offers measurable DR/SNR uplift with zero hardware change, while CS5361-KZZ trades integration for lower BOM cost but demands external clocking infrastructure and delivers 3–4dB lower dynamic range - making it less suitable for USB-powered or automotive environments.
Availability
AK5522VN is available at Aetrix Electronics and suitable for USB audio interfaces, wireless speaker systems, automotive infotainment units, and professional audio mixers requiring stable component supply across long production lifecycles.
Supply support for AK5522VN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in high-precision analog and mixed-signal ICs for audio, sensor, and power applications.
The AK5522VN belongs to AKM's premium audio ADC product line, designed specifically for noise-immune, low-latency digitization in power-constrained and EMI-sensitive environments such as portable and automotive audio systems.
FAQ
What is the maximum sampling rate supported by the AK5522VN?
The AK5522VN supports sampling rates from 8kHz up to 192kHz, validated across all operating conditions and filter modes. At 192kHz, it maintains 97dB S/(N+D) and 98dB dynamic range (A-weighted, −60dBFS) with appropriate analog input conditioning and power supply decoupling per the datasheet guidelines. This makes AK5522VN suitable for high-resolution audio recording and playback applications requiring wide bandwidth fidelity.
Does the AK5522VN require an external crystal oscillator?
No, the AK5522VN does not require an external crystal oscillator. Its integrated low-jitter PLL generates the master clock (MCLK) from either the LRCK or BICK signal, enabling fully clock-autonomous operation. This eliminates board-level high-frequency clock routing, reduces EMI, and simplifies BOM - a key advantage in compact USB audio and wireless speaker designs where AK5522VN is commonly deployed.
Can the AK5522VN power an external DAC directly?
Yes, the AK5522VN can directly power an external DAC using its integrated REGAO regulator, which delivers a stable 3.3V output (typ.) when AVDD is supplied at 4.5–5.5V. Per the datasheet, REGAO must be decoupled with a 10μF + 0.1μF capacitor network to the DAC's power pin. This capability is explicitly validated with AKM's AK4432 and AK4452 DACs, allowing AK5522VN to form a low-noise, tightly coupled ADC-DAC pair without external LDOs.
What are the power supply requirements for the AK5522VN?
The AK5522VN requires separate analog and digital supplies: AVDD = 4.5–5.5V or 3.0–3.6V; DVDD = 3.0–3.6V or 1.7–1.98V. When DVDD is 1.7–1.98V, it must be connected to the REGDO pin. Total power consumption is 76mW at AVDD=5.0V, DVDD=3.3V, fs=48kHz. The device's 80dB PSRR allows robust operation directly from noisy USB VBUS or DC-DC converter outputs - a core design intent reflected in AK5522VN's target applications.
How does the AK5522VN handle unused pins?
Per the AK5522VN datasheet, unused analog pins (LINP/LINN/RINP/RINN, LOOP, REGAO under disable condition) should be left open; unused digital pins (CKS1, CKS0, SD, DIF in serial mode, TDMI in non-TDM mode) must be tied to DVSS. MCLK in PLL Slave mode may be left open. Floating digital inputs are prohibited - all digital input pins must be actively driven or pulled to DVSS/DVDD. This pin-handling guidance ensures signal integrity and prevents unintended current paths that could degrade AK5522VN's PSRR or CMRR performance.
AK5522VN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 32
- Sampling Rate (Per Second):
- 192k
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- I2S
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 3.3V ~ 5V
- Features:
- Internal Oscillator
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 24-HQFN (4x4)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AK5522VN FAQ
1.How can I place an order for AK5522VN through Aetrix?
Please submit a Request for Quotation (RFQ) for AK5522VN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK5522VN reliable?
The price and inventory of AK5522VN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK5522VN is usually 5 days.
3.What payment methods are accepted for AK5522VN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK5522VN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK5522VN?
AK5522VN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK5522VN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK5522VN?
For technical support, including AK5522VN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK5522VN requirements.
6.How does Aetrix verify that AK5522VN is sourced from the original manufacturer or authorized distributors?
All AK5522VN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK5522VN meets industry standards.
7.What is the process for return or replacement of AK5522VN?
All AK5522VN units undergo pre-shipment inspection (PSI). If there is an issue with AK5522VN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK5522VN part is unused and in its original packaging.
Return procedure for AK5522VN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK5522VN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

