Asahi Kasei Microdevices/AKM AK8172A
- Part No.:
- AK8172A
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Package:
- 4-UFDFN
- Datasheet:
-
AK8172A.pdf
- Description:
- IC CLOCK GEN PLL 4USON
- Quantity:
- Payment:

- Shipping:

Inventory:3,538
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK8172A from Asahi Kasei Microdevices is a single-output, PLL-based clock generator IC that synthesizes a precise 72.36 MHz output clock from a 27.000 MHz input reference, operating at 1.7–1.9 V supply with typical current consumption of 3.6 mA and 15 ps (1σ) period jitter. It integrates input buffers, a high-performance PLL, and output buffer in a 4-pin USON package and is used in digital still cameras for timing-critical image sensor and processor clocking.
For engineers reviewing the AK8172A datasheet, AK8172A pinout, AK8172A application, or AK8172A equivalent, key selection considerations include its fixed-ratio PLL architecture (27 MHz → 72.36 MHz), ultra-small 1.3 mm × 1.1 mm USON footprint, low-voltage 1.8 V operation, and guaranteed performance over –20 °C to +85 °C without external crystal or loop filter components.
Technical Context
The AK8172A implements a fully integrated integer-N PLL with no external components required-its loop filter is monolithic, and frequency multiplication is fixed at 72.36 / 27.000 = 2.68×. Input accepts 27 MHz at either 1.8 V or 3.3 V logic levels, while output drives 15 pF load with 45–55% duty cycle and sub-5 ns rise/fall times.
It achieves low-jitter timing via on-die VCO calibration and operates exclusively in single-output mode with no enable/disable control or spread-spectrum capability. Power-up lock time is specified at 0.2 ms, and DC characteristics include VIH/VIL referenced to VDDI and rail-to-rail output swing under ±4 mA load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency | 72.36 MHz - fixed synthesis ratio from 27 MHz input; no programmability. |
| Input Frequency | 27.000 MHz - only supported reference; no other frequencies specified. |
| Period Jitter (1σ) | 15 ps - measured at CLKOUT under 15 pF load; enables high-speed digital interface timing margin. |
| Supply Voltage | 1.7–1.9 V - narrow VDD range requiring tight regulation; decoupling capacitor mandatory. |
| Operating Temp | –20 °C to +85 °C - commercial-grade rating; not extended or automotive qualified. |
| Output Load | 15 pF max - defines maximum trace + receiver capacitance; exceeds typical CMOS fanout limits. |
| Lock Time | 0.2 ms - time from VDD stabilization to stable 72.36 MHz output within ±0.1% accuracy. |
Pinout & Package
AK8172A is housed in a 4-pin, lead-free USON package measuring 1.3 mm × 1.1 mm × 0.4 mm (height), with wettable flank leads for solder inspection. The package has no exposed pad and requires reflow-compatible PCB layout per AKM MS1369-E-00 mechanical drawings.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VDD | Power supply input | 1.7–1.9 V core supply; requires local 0.1 µF ceramic decoupling capacitor. |
| 2: CLKOUT | Differential-capable single-ended clock output | 72.36 MHz CMOS output driving up to 15 pF; VOH/VOL defined at ±4 mA. |
| 3: CLKIN | Single-ended clock input | Accepts 27 MHz at 1.8 V or 3.3 V logic; ties to VDD/VSS force CLKOUT low. |
| 4: VSS | Ground reference | Primary return path for PLL, VCO, and I/O; must be low-impedance connection to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PLL with monolithic loop filter | Eliminates external capacitors/resistors; reduces BOM count and board area in space-constrained DSC modules. |
| Fixed 27 MHz → 72.36 MHz synthesis | Optimized for common image sensor pixel clock requirements; no configuration registers or I²C interface needed. |
| 15 ps (1σ) period jitter | Meets setup/hold timing budgets for high-speed parallel interfaces such as MIPI CSI-2 source clocking. |
| Ultra-compact 1.3 mm × 1.1 mm USON | Enables placement adjacent to image sensor or baseband IC without routing congestion or stub effects. |
| 1.8 V core operation | Matches modern low-voltage sensor and processor I/O domains; avoids level-shifting circuitry. |
Applications
| Digital Still Camera Sensor Clocking | Portable Image Processor Timing |
|---|---|
Use Scenario: Synchronizing rolling shutter readout and ADC sampling in compact digital still cameras. IC Role / Device Role / Timing Role: Primary pixel clock generator locked to system 27 MHz reference oscillator. Use Value: Delivers 72.36 MHz with 15 ps jitter to meet image sensor tSU/tH timing margins and minimize line noise. | Use Scenario: Providing stable master clock to ASIC-based JPEG encoder and memory controller in battery-powered cameras. IC Role / Device Role / Timing Role: Low-power, fixed-ratio clock source replacing discrete crystal + PLL solutions. Use Value: Reduces component count and PCB area while maintaining <0.1% frequency accuracy across temperature. |
| Compact Module Timing Reference | Low-Power Embedded Vision System |
Use Scenario: Clocking image signal processor (ISP) in ultra-thin camera modules where height <0.5 mm is critical. IC Role / Device Role / Timing Role: Single-output clock generator in 4-pin USON package enabling direct placement under flex connector. Use Value: 1.3 mm × 1.1 mm footprint and 0.4 mm profile allow integration into sub-3 mm total module height designs. | Use Scenario: Supplying timing to vision SoC in always-on wearable devices with strict 3.6 mA idle current budget. IC Role / Device Role / Timing Role: Ultra-low-power clock source operating at 1.8 V with no standby mode but minimal active current. Use Value: 3.6 mA typical IDD enables >10-hour battery life when paired with efficient power management in vision subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK8171A | Same USON-4 package and 27 MHz input, but outputs 54.000 MHz (2×); different PLL divider ratio. | Used where lower-frequency pixel clock or ISP clock suffices; not interchangeable without redesign. | Select AK8171A only if target system requires exactly 54 MHz output and shares identical layout constraints. |
| Si51211-A01474-GM | Programmable Si51211 family part in 2 mm × 2 mm QFN; supports multiple output frequencies via I²C; higher jitter (25 ps). | Offers flexibility for multi-platform designs but requires firmware initialization and larger footprint. | Choose Si51211-A01474-GM when frequency agility or multi-channel support is required; not drop-in compatible. |
Compared with AK8171A and Si51211-A01474-GM, the AK8172A provides the lowest jitter and smallest footprint for fixed 72.36 MHz generation, but lacks programmability and multi-output capability-making it optimal for cost- and size-sensitive DSC modules with unchanging timing requirements.
Availability
AK8172A is available at Aetrix Electronics and suitable for digital still camera modules, portable image processors, and compact embedded vision systems requiring stable component supply, consistent parametric performance, and RoHS-compliant lead-free packaging.
Supply support for AK8172A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (AKM) is a Japanese semiconductor company specializing in high-precision analog and mixed-signal ICs, particularly for audio, sensor, and timing applications.
The AK8172A belongs to AKM's AK81xx series of ultra-compact, low-jitter clock generators designed specifically for timing-critical imaging modules where board space, power, and jitter are tightly constrained.
FAQ
What is the exact output frequency of the AK8172A and how is it derived?
The AK8172A delivers a fixed output frequency of 72.36 MHz, synthesized from a 27.000 MHz input clock using an internal integer-N PLL with a precise 72.36 / 27.000 = 2.68× multiplication ratio. This ratio is hardwired and non-programmable; the AK8172A does not support alternate frequencies or external configuration. Its design ensures ±0.1% accuracy over temperature and voltage variation without requiring external components.
Does the AK8172A require external passive components for PLL operation?
No, the AK8172A does not require external passive components for PLL operation. Its loop filter is fully integrated on-die, and the VCO calibration is automatic. Only a 0.1 µF ceramic decoupling capacitor on the VDD pin is mandated per the datasheet. No external resistors, capacitors, or crystals are needed-enabling true "connect-and-run" clock generation in space-constrained layouts.
Can the AK8172A accept a 3.3 V input clock while operating at 1.8 V supply?
Yes, the AK8172A CLKIN pin supports 3.3 V logic levels even when VDD is 1.8 V. The input buffer is designed for dual-voltage compatibility (1.8 V or 3.3 V), with VIH and VIL thresholds defined relative to VDDI-not VDD. This allows interfacing directly with legacy 3.3 V oscillators or FPGA outputs without level shifters, simplifying system integration in hybrid-voltage camera platforms.
What is the maximum allowable load capacitance on the AK8172A CLKOUT pin?
The AK8172A CLKOUT pin is characterized and guaranteed for loads up to 15 pF, including PCB trace capacitance and receiver input capacitance. Exceeding this value may degrade rise/fall times, increase jitter, or cause duty cycle distortion. For reliable operation, total load must remain ≤15 pF; typical CMOS receivers (e.g., image sensor inputs) contribute 2–5 pF each, permitting limited fanout or short trace lengths only.
Is the AK8172A suitable for automotive or industrial temperature grade applications?
No, the AK8172A is rated for –20 °C to +85 °C operation only and is intended for commercial applications such as digital still cameras. It is not qualified to AEC-Q100 or industrial temperature standards (–40 °C to +105 °C). For extended-temperature use, designers must select alternative clock generators explicitly specified and tested across those ranges-AK8172A performance and reliability are not guaranteed outside its published operating conditions.
AK8172A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 4-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- Yes
- Input:
- Clock
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:1
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 72.36MHz
- Divider/Multiplier:
- No/No
- Voltage - Supply:
- 1.7V ~ 1.9V
- Operating Temperature:
- -20°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 4-USON (1.3x1.1)
AK8172A FAQ
1.How can I place an order for AK8172A through Aetrix?
Please submit a Request for Quotation (RFQ) for AK8172A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK8172A reliable?
The price and inventory of AK8172A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK8172A is usually 5 days.
3.What payment methods are accepted for AK8172A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK8172A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK8172A?
AK8172A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK8172A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK8172A?
For technical support, including AK8172A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK8172A requirements.
6.How does Aetrix verify that AK8172A is sourced from the original manufacturer or authorized distributors?
All AK8172A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK8172A meets industry standards.
7.What is the process for return or replacement of AK8172A?
All AK8172A units undergo pre-shipment inspection (PSI). If there is an issue with AK8172A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK8172A part is unused and in its original packaging.
Return procedure for AK8172A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK8172A Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

