My Inquiry
My Account
Asahi Kasei Microdevices/AKM AK8812
- Part No.:
- AK8812
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- Encoders, Decoders, Converters
- Package:
- -
- Datasheet:
-
AK8812.pdf
- Description:
- IC DECODER VID NTSC/PAL 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK8812 from Asahi Kasei is a low-voltage, low-power NTSC/PAL digital video encoder IC in 48-pin LQFP packaging. It converts ITU-R BT.656 8-bit 4:2:2 Y/Cb/Cr parallel data into analog composite, S-video, or EIAJ-compliant Y/Cb/Cr component outputs. It features triple 10-bit DACs, Macrovision Copy Protection Rev.7.1 (AK8812 only), closed captioning, VBID/CGMS, and I²C control - designed for portable DVD/VCD players.
For engineers reviewing the AK8812 datasheet, AK8812 pinout, AK8812 application, or AK8812 equivalent, this page delivers verified technical context, exact pin functions, real-world timing behavior, confirmed Macrovision 7.1 support exclusive to AK8812, and validated alternatives for NTSC/PAL video encoding in space-constrained consumer electronics.
Technical Context
The AK8812 implements a full digital-to-analog video pipeline with EAV decoding for ITU-R BT.656 streams, plus master/slave synchronization modes for non-EAV sources. Its internal 27 MHz clock domain drives 2× luma and 4× chroma oversampling filters before feeding three independent current-output 10-bit DACs.
Video standard selection (NTSC-M, PAL-B/D/G/H/I/N, PAL-M, NTSC-4.43, PAL60) is controlled via register 01H, with subcarrier frequency synthesized digitally (0.8046 Hz resolution) and phase adjustable in 360°/256 steps. Macrovision Rev.7.1 encoding is hardware-integrated and active only on AK8812 - not AK8811.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Encoding Standards | NTSC-M, PAL-B/D/G/H/I/N, PAL-M, NTSC-4.43, PAL60 - all supported with programmable subcarrier frequency and phase. |
| DAC Resolution | 10-bit current-output DACs - enables 1.28 Vpp full-scale output with ±0.6 LSB integral linearity error. |
| Input Format | CCIR-656 4:2:2 8-bit parallel - includes EAV decoding; also supports master/slave sync for non-EAV 4:2:2 streams. |
| Macrovision Support | Rev.7.1 copy protection - hardware-implemented and exclusive to AK8812 (not AK8811). |
| I²C Interface | 400 kHz Fast-mode - slave address selectable as 0x40 or 0x42 via SELA pin; supports register write bursts and limited sequential reads. |
| Power Supply | 3.3 V only (DVDD/AVDD) - operates from 3.0 V to 3.6 V; total current draw 50–72 mA in active NTSC color bar mode. |
| Package | 48-pin LQFP - 7 mm × 7 mm body, 0.5 mm pitch; requires separate analog/digital ground planes (AVSS/DVSS) and decoupling. |
Pinout & Package
AK8812 uses a 48-pin LQFP package with dedicated analog/digital power (AVDD/DVDD) and ground (AVSS/DVSS) pins, dual-purpose FID/VSYNC and HSYNC I/Os, and three analog video output terminals (Y, CHROMA/V, COMPOSITE/U). All digital I/Os are 3.3 V CMOS compatible with VIH = 0.7×VDD and VIL = 0.3×VDD.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D7–D0 | Parallel video data input | 8-bit multiplexed Y/Cb/Cr at 27 MHz; supports BT.656 EAV decoding or master/slave timing modes. |
| SYSCLK | Master clock input | 27 MHz system clock; edge polarity (rising/falling) selected by SYSINV pin for data sampling alignment. |
| /RESET | Asynchronous reset input | Active-low initialization; requires ≥10 SYSCLK cycles to complete internal register reset and enter NTSC/BT.656 default state. |
| FID/VSYNC | Field ID or vertical sync I/O | Configurable via register: outputs odd/even field flag (FID) or VSYNC in decode/master mode; inputs sync in slave mode. |
| HSYNC | Horizontal sync I/O | Outputs HSYNC timing in decode/master mode; inputs external HSYNC in slave mode for pixel-aligned sampling. |
| SCL/SDA | I²C bus interface | 400 kHz bidirectional control interface; SDA supports open-drain operation; slave address set by SELA pin level. |
| Y / CHROMA/V / COMPOSITE/U | Analog video outputs | Three independent current-output DACs - Y (luminance), V (chroma or Cb), U (composite or Cr); each individually enabled/disabled via DAC Mode register (05H). |
| VREFOUT/VREFIN/IREF | Analog reference circuitry | VREFOUT supplies internal 1.235 V reference; VREFIN accepts external reference; IREF sets DAC full-scale current (typ. 3.3 mA @ 390 Ω load). |
Key Features
| Feature | Design Value |
|---|---|
| Triple 10-bit DAC architecture | Enables simultaneous composite + S-video or Y/Cb/Cr component output with <±1% inter-DAC gain matching and 50 dB isolation. |
| Programmable video standard selection | Single register (01H) configures NTSC/PAL variant, subcarrier frequency (3.579–4.434 MHz), setup level, and phase reset mode. |
| Hardware Macrovision Rev.7.1 | On-chip implementation exclusive to AK8812 - eliminates need for external copy-protection ICs in compliant consumer playback devices. |
| Integrated closed caption & VBID | Supports NTSC line-21 / PAL line-21&334 closed captioning and EIAJ CPR-1204 Video ID encoding with automatic CRC generation. |
| On-chip color bar generator | Generates full-amplitude NTSC/PAL color bars (100% saturation, 100% amplitude) for factory calibration and signal integrity verification. |
Applications
| Portable DVD Player | Car Entertainment System |
|---|---|
Use Scenario: Compact DVD playback unit with analog AV output to CRT or composite monitors. IC Role / Device Role / Timing Role: Primary digital video encoder converting MPEG-decoded BT.656 data to NTSC/PAL analog signals with Macrovision compliance. Use Value: Enables single-chip video output with integrated copy protection, eliminating discrete DACs and external timing ICs while meeting portable power budget (≤72 mA). | Use Scenario: In-vehicle multimedia head unit supporting DVD playback and rear-seat video output. IC Role / Device Role / Timing Role: Video interface bridge between SoC/MPEG decoder and analog display subsystem; handles format conversion, sync generation, and CGMS-A signaling. Use Value: Provides robust NTSC/PAL compatibility across global markets, supports both composite and component outputs, and integrates VBID for aspect ratio identification in automotive displays. |
| Set-Top Box (Legacy) | Home VCR/DVR Encoder |
Use Scenario: Analog-output STB converting digital broadcast streams for legacy TVs. IC Role / Device Role / Timing Role: Final-stage video encoder with I²C-configurable standards, closed caption insertion, and EIAJ-compliant component output. Use Value: Reduces BOM count by integrating luma/chroma filtering, DACs, and copy protection - critical for cost-sensitive consumer STBs targeting PAL/NTSC regions. | Use Scenario: Consumer-grade VCR or DVR adding digital-to-analog video encoding for recording/playback. IC Role / Device Role / Timing Role: Real-time encoder handling BT.656 input from capture ICs; generates synchronized composite/S-video with embedded CGMS-A flags. Use Value: Delivers precise timing alignment (≤8 ns data hold time), supports both master and slave sync modes, and enables seamless integration with legacy analog recording paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital video encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK8811 | No Macrovision Rev.7.1 support; identical pinout, registers, and core encoding functionality. | Not suitable for products requiring licensed copy protection; otherwise drop-in replacement for basic NTSC/PAL encoding. | Select AK8811 only when Macrovision is unnecessary and cost reduction is prioritized over content protection compliance. |
| ADV7170KSTZ | 10-bit DACs, 27 MHz clock, NTSC/PAL encoding, but lacks Macrovision and VBID; uses different I²C register map and pinout. | Requires PCB redesign and firmware adaptation; supports additional features like YPbPr scaling and genlock. | Choose ADV7170KSTZ only when migrating to Analog Devices' ecosystem and needing extended video processing beyond basic encoding. |
Compared with AK8811 and ADV7170KSTZ, the AK8812 uniquely provides hardware-enforced Macrovision Rev.7.1 within the same 48-pin LQFP footprint - making it the sole option for portable DVD players requiring certified copy protection without layout changes or external components.
Availability
AK8812 is available at Aetrix Electronics and suitable for portable media players, automotive infotainment systems, legacy set-top boxes, and consumer DVRs requiring stable component supply, long-term lifecycle support, and guaranteed Macrovision licensing compliance.
Supply support for AK8812 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices Corporation is a Japanese semiconductor company specializing in analog, mixed-signal, and power management ICs for consumer, industrial, and automotive applications.
The AK88xx family was engineered specifically for low-power, small-form-factor digital video encoding in portable consumer electronics - emphasizing integration of DACs, filtering, copy protection, and I²C configurability in a single 3.3 V CMOS chip.
FAQ
What video standards does the AK8812 support?
The AK8812 supports NTSC-M, PAL-B/D/G/H/I/N, PAL-M, NTSC-4.43, and PAL60 standards. Standard selection is configured via Video Process 1 Register (01H), which also controls subcarrier frequency (3.579–4.434 MHz), setup level, and phase reset mode. All standards operate at 27 MHz pixel clock with programmable timing alignment.
Does the AK8812 include Macrovision Copy Protection?
Yes, the AK8812 includes hardware-implemented Macrovision Copy Protection Rev.7.1 - a feature exclusive to AK8812 and not present in AK8811. This capability is required for compliant portable DVD/VCD players distributing protected content and must be licensed separately from Macrovision Corporation.
How does the AK8812 handle video input timing and synchronization?
The AK8812 supports three input timing modes: ITU-R BT.656 EAV decoding, master mode (generating FID/VSYNC and HSYNC), and slave mode (accepting external sync). In slave mode, it samples data aligned to HSYNC falling edge with ≤8 ns hold time requirement and supports ±1/4H tolerance for field recognition.
What are the analog output configurations supported by the AK8812?
The AK8812 supports two output configurations via VS-bit in Video Process 3 Register (03H): (1) simultaneous composite video and S-video outputs, or (2) EIAJ CPR-1024-compliant Y/Cb/Cr component outputs. Each DAC (Y, Cb, Cr) can be independently enabled/disabled using DAC Mode Register (05H).
Can the AK8812 generate test patterns internally?
Yes, the AK8812 includes an on-chip color bar generator that produces standardized NTSC and PAL color bars (100% amplitude, 100% saturation) compliant with ITU-R BT.601. Activation is controlled via CBG-bit in Video Process 1 Register (01H), and output levels meet EIAJ CPR-1024 specifications for Y (1.00 Vpp), Cb (±0.350 V), and Cr (±0.350 V).
AK8812 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- -
- Applications:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
AK8812 FAQ
1.How can I place an order for AK8812 through Aetrix?
Please submit a Request for Quotation (RFQ) for AK8812 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK8812 reliable?
The price and inventory of AK8812 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK8812 is usually 5 days.
3.What payment methods are accepted for AK8812?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK8812 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK8812?
AK8812 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK8812 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK8812?
For technical support, including AK8812 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK8812 requirements.
6.How does Aetrix verify that AK8812 is sourced from the original manufacturer or authorized distributors?
All AK8812 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK8812 meets industry standards.
7.What is the process for return or replacement of AK8812?
All AK8812 units undergo pre-shipment inspection (PSI). If there is an issue with AK8812, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK8812 part is unused and in its original packaging.
Return procedure for AK8812:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK8812 Tags
-
MCP2120T-I/SL
Microchip Technology
-
LICAL-ENC-MS001
TE Connectivity Linx
-
TW9990AT-NA1-GR
Renesas
-
TVP5151IPBSR
Texas Instruments
-
TVP5150AM1IPBSR
Texas Instruments
-
LICAL-DEC-MS001-T
TE Connectivity Linx
-
ADV7391BCPZ
Analog Devices Inc.
-
ADV7393BCPZ-REEL
Analog Devices Inc.
-
ADV7393BCPZ
Analog Devices Inc.
-
ADV7391WBCPZ
Analog Devices Inc.
-
ADV7181DBCPZ
Analog Devices Inc.
-
ADV7181CBSTZ-REEL
Analog Devices Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
