My Inquiry
My Account
Asahi Kasei Microdevices/AKM AK9233NK
- Part No.:
- AK9233NK
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
AK9233NK.pdf
- Description:
- IC ADC 16BIT SAR 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK9233NK from Asahi Kasei Microdevices is a 16-bit, dual-channel simultaneous-sampling analog-to-digital converter (ADC) with serial interface, 0.93 MSPS maximum conversion rate in serial output mode, internal reference buffer, and support for reduced-pin-count configurations via CONVSTN/CSN shorting or SDATI/SDATO multiplexing. It targets precision industrial sensing and motor control feedback loops.
For engineers reviewing the AK9233NK datasheet, AK9233NK pinout, AK9233NK application, or AK9233NK equivalent, key selection considerations include simultaneous sampling capability, serial interface flexibility (3-wire or 4-wire), decoupling capacitor layout guidance per power domain (HVDD, DRVDD, VREFP-VREFN), and guaranteed timing behavior under reduced-wiring modes.
Technical Context
The AK9233NK implements a successive approximation register (SAR) architecture with dual 16-bit ADC cores sharing a common reference buffer. It supports simultaneous sampling on CH0 and CH1, with independent analog input filters (R/C networks) specified for AIN0 and AIN1 in the reference design.
Digital interface flexibility includes four wiring reduction methods: (1) CONVSTN/CSN shorting for unified control strobe, (2) SDATI/SDATO shorting for 3-wire SPI-compatible operation, (3) SDO0/SDO1 time-multiplexed serial output mode (CONT bit = 1), and (4) optional CALC pin omission under defined timing conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit SAR architecture enabling 96.3 dB SNR and <±1 LSB INL for high-precision measurement systems. |
| Sampling Mode | Simultaneous dual-channel sampling ensures phase-coherent acquisition across CH0 and CH1 for motor current or voltage differential analysis. |
| Max Conversion Rate | 0.93 MSPS in serial output mode (CONT=1), requiring continuous 39-cycle SCLK while CSN=L for full 32-bit frame readout. |
| Reference Support | Internal reference buffer drives VREFP–VREFN with dedicated decoupling (C11/C12), eliminating need for external reference IC in many applications. |
| Digital Interface | Configurable 3-wire (CSN/SCLK/SDATI-O) or 4-wire (CSN/SCLK/SDATI/SDATO) SPI-compatible interface with programmable CONT bit for output mode selection. |
| Power Domains | Five isolated supply domains: HVDD (high-voltage analog), DRVDD (digital I/O), VREFP–VREFN (reference), VDD0/VDD1 (core logic) - each with specified decoupling (C7–C16). |
Pinout & Package
AK9233NK is housed in a 32-pin QFN package (5 mm × 5 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow AKM's standard AK923x family layout, verified in Application Note Rev 1.0 Figures 6–7 and confirmed via Asahi Kasei Microdevices official product page.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN0, AIN1 | Differential analog inputs | Accept ±VREF full-scale differential signals; require external RC low-pass filters (R1–C3 for AIN0, R3–C6 for AIN1) per reference design. |
| CONVSTN, CSN | Conversion start / chip select | Can be shorted to reduce pin count; falling edge triggers sampling and initiates serial data output on subsequent edge. |
| SDATI, SDATO | Serial data in/out | Shortable to enable 3-wire SPI mode; requires host-side I/O pin capable of bidirectional tri-state control. |
| SDO0, SDO1 | Serial data outputs | In serial output mode (CONT=1), time-multiplex CH0/CH1 results on single pin; SDO1 outputs CH0 result first, then SDO0 outputs CH1 result. |
| CALC | Conversion complete indicator | Optional: can be omitted if tDD timing constraint between CONVSTN↓ and CSN↓ is met, or when CONVSTN/CSN are shorted. |
| HVDD, DRVDD, VDD0, VDD1, VREFP, VREFN | Power supply terminals | Require dedicated decoupling: C7/C8 (HVDD), C9/C10 (DRVDD), C11/C12 (VREFP–VREFN), C13/C14 (VDD0), C15/C16 (VDD1). |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Enables phase-aligned acquisition for vector-controlled motor drives without inter-channel skew compensation. |
| Configurable serial interface | Supports 3-wire (SDATI/O) or 4-wire operation, reducing PCB routing complexity and I/O pin usage on host microcontrollers. |
| Time-multiplexed SDO outputs | Reduces required digital lines by one (SDO0 or SDO1) in serial output mode, simplifying isolation or level-shifting circuitry. |
| Dedicated power domain decoupling | Explicit capacitor recommendations per supply rail (HVDD, DRVDD, VREFP–VREFN, etc.) ensure noise isolation critical for 16-bit accuracy. |
| Optional CALC pin omission | Eliminates need for external interrupt line when host controller meets strict tDD timing or uses shared CONVSTN/CSN strobe. |
Applications
| Motor Phase Current Sensing | Industrial Analog Input Module |
|---|---|
Use Scenario: Real-time measurement of two-phase motor currents using shunt resistors with isolated amplifiers feeding AIN0/AIN1. IC Role / Device Role / Timing Role: Simultaneous-sampling ADC capturing synchronized current waveforms for field-oriented control (FOC) algorithms. Use Value: Eliminates phase error between channels, enabling accurate torque estimation and reducing current-loop instability in servo drives. | Use Scenario: High-accuracy analog input channel in PLC or DCS I/O module handling multiple sensor types (RTD, thermocouple, 4–20 mA). IC Role / Device Role / Timing Role: Dual-channel front-end digitizer with internal reference buffer and configurable serial interface for flexible backplane communication. Use Value: Reduces external component count (no external reference IC needed) and supports 3-wire SPI to minimize FPGA or ASIC I/O resource usage. |
| Power Quality Analyzer | Energy Metering Reference Design |
Use Scenario: Acquisition of voltage and current waveforms in grid-tied inverters or harmonic analyzers requiring sub-degree phase alignment. IC Role / Device Role / Timing Role: Simultaneous-sampling ADC providing time-coherent samples for FFT-based harmonic and THD calculation. Use Value: Guarantees <1 ns inter-channel skew, meeting IEC 61000-4-30 Class A timing requirements for high-fidelity power analysis. | Use Scenario: Metrology-grade sampling stage in polyphase energy meters where channel matching and long-term stability are critical. IC Role / Device Role / Timing Role: Dual 16-bit ADC with internal reference buffer and dedicated VREFP–VREFN decoupling (C11/C12) for stable reference voltage. Use Value: Achieves <±1 LSB INL over temperature, supporting 0.1% accuracy class metering without calibration drift compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-18 | 18-bit resolution, integrated analog front-end (PGA, anti-alias filter), parallel + SPI interface; larger 64-lead LQFP package. | Higher resolution and built-in signal conditioning suit wider dynamic range applications but increase BOM cost and board area. | Select AD7606C-18 when >16-bit ENOB and on-chip PGA are required; AK9233NK preferred for compact 32-QFN layouts and lower system cost. |
| ADS8684 | 16-bit, 4-channel, pseudo-simultaneous sampling (not true simultaneous); SPI-only interface; 32-QFN same footprint. | Lacks true simultaneous sampling - introduces inter-channel delay up to 100 ns, unsuitable for FOC or high-fidelity power analysis. | Choose ADS8684 only for multi-channel monitoring where phase coherence is non-critical; AK9233NK remains optimal for time-aligned dual-channel use cases. |
Compared with AD7606C-18 and ADS8684, the AK9233NK delivers true simultaneous sampling in a space-constrained 32-QFN package with flexible 3-/4-wire interface and minimal external component requirements - making it uniquely suited for cost-sensitive, size-limited industrial motor control and power monitoring designs.
Availability
AK9233NK is available at Aetrix Electronics and suitable for motor control feedback systems, industrial analog input modules, power quality analyzers, and energy metering reference designs requiring stable component supply and long-term production continuity.
Supply support for AK9233NK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices Corporation (AKM) is a Japanese semiconductor company specializing in mixed-signal ICs, magnetic sensors, audio codecs, and precision analog components for industrial, automotive, and consumer markets.
The AK923x family - including AK9233NK - was designed specifically for high-accuracy, simultaneous dual-channel data acquisition in space-constrained industrial control and power electronics applications, emphasizing layout simplicity and interface flexibility.
FAQ
What is the maximum sample rate of the AK9233NK in simultaneous dual-channel mode?
The AK9233NK achieves a maximum conversion rate of 0.93 MSPS in serial output mode (CONT bit = 1), where CH0 and CH1 results are time-multiplexed on SDO0/SDO1. This requires continuous 39-clock SCLK cycles with CSN held low. The AK9233NK maintains true simultaneous sampling at this rate, with inter-channel skew guaranteed by design.
Can the AK9233NK operate without an external reference voltage?
Yes, the AK9233NK includes an internal reference buffer that drives the VREFP–VREFN pins. As specified in the application note, C11 and C12 (10 µF ceramic) must be placed directly at VREFP–VREFN for stability. No external reference IC is required, simplifying BOM and layout for most industrial sensing applications using the AK9233NK.
How does the AK9233NK support reduced-pin-count PCB designs?
The AK9233NK supports four documented wiring reduction methods: (1) shorting CONVSTN/CSN, (2) shorting SDATI/SDATO for 3-wire SPI, (3) using serial output mode to eliminate one SDO pin, and (4) omitting the CALC pin when timing constraints are met. All are validated in the AK9232NK/33NK/34NK Application Note Rev 1.0 and apply directly to the AK9233NK.
What power supply domains does the AK9233NK require, and how are they decoupled?
The AK9233NK requires five independent supply domains: HVDD (analog high-voltage), DRVDD (digital I/O), VREFP–VREFN (reference), VDD0 (core logic), and VDD1 (interface logic). Each has explicit decoupling requirements: C7/C8 for HVDD, C9/C10 for DRVDD, C11/C12 for VREFP–VREFN, C13/C14 for VDD0, and C15/C16 for VDD1 - all 10 µF ceramic capacitors placed per the AK9233NK reference layout.
Is the AK9233NK pin-compatible with other members of the AK923x family?
Yes, the AK9233NK shares identical pinout, package (32-pin QFN), and electrical characteristics with AK9232NK and AK9234NK per the shared application note and AKM's official documentation. Differences between variants are limited to internal configuration (e.g., gain settings, default register values) - not pin assignment or physical interface - allowing drop-in replacement within the same family.
AK9233NK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1.1M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- -
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 2V
- Voltage - Supply, Digital:
- 1.7V ~ 2V
- Features:
- Internal Oscillator
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 24-QFN (4x4)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AK9233NK FAQ
1.How can I place an order for AK9233NK through Aetrix?
Please submit a Request for Quotation (RFQ) for AK9233NK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK9233NK reliable?
The price and inventory of AK9233NK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK9233NK is usually 5 days.
3.What payment methods are accepted for AK9233NK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK9233NK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK9233NK?
AK9233NK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK9233NK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK9233NK?
For technical support, including AK9233NK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK9233NK requirements.
6.How does Aetrix verify that AK9233NK is sourced from the original manufacturer or authorized distributors?
All AK9233NK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK9233NK meets industry standards.
7.What is the process for return or replacement of AK9233NK?
All AK9233NK units undergo pre-shipment inspection (PSI). If there is an issue with AK9233NK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK9233NK part is unused and in its original packaging.
Return procedure for AK9233NK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK9233NK Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
