Asahi Kasei Microdevices/AKM AK93C10AF
- Part No.:
- AK93C10AF
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- Memory
- Package:
- -
- Datasheet:
-
AK93C10AF.pdf
- Description:
- IC EEPROM 64KBIT SPI 8SOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,743
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK93C10AF from Asahi Kasei is a 64Kbit (4096 × 16) serial CMOS EEPROM with SPI-compatible 4-wire interface (CS, SK, DI, DO), operating from 1.8V to 5.5V, supporting 100K write cycles and 10-year data retention, used for non-volatile configuration storage in embedded microcontroller systems.
For engineers reviewing the AK93C10AF datasheet, AK93C10AF pinout, AK93C10AF application, or AK93C10AF equivalent, this page delivers verified electrical specs, validated instruction set behavior, package-confirmed pin functions, and real-world use context for low-density data logging and system parameter storage.
Technical Context
The AK93C10AF implements a synchronous serial interface with chip-select–gated operation, using rising-edge clocking for both read and write data transfer. It supports four core instructions-READ, WRITE, EWEN, and EWDS-with address width of A11–A0 (4096 addresses) and 16-bit-wide data registers.
Write enable is software-controlled via EWEN/EWDS sequence; no hardware WP pin is present. Busy/Ready status is signaled on DO while CS is high, with DO=0 indicating active programming and DO=1 confirming completion-valid only during active CS and before next start bit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 65,536 bits (4096 × 16-bit words) - supports full register-level access without byte masking |
| Supply voltage | 1.8V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V microcontrollers without level shifters |
| Write endurance | 100,000 cycles - sufficient for firmware parameter updates over multi-year product lifetime |
| Data retention | 10 years at +85°C - validated for industrial temperature-grade operation |
| Write time | Max 10 ms at VCC ≥1.8V - self-timed internal erase/write eliminates need for external timing control |
| Standby current | 0.8 µA at VCC = 5.5V - enables ultra-low-power battery-backed storage applications |
| Interface protocol | 4-wire SPI-compatible (CS/SK/DI/DO) - interoperable with standard MCU SPI peripherals in mode 0/3 |
Pinout & Package
AK93C10AF uses an 8-pin plastic SOP package (SOIC-8) with standard 150-mil body width and 1.27 mm pitch. Pin functions are electrically validated per DAM02E-01 Rev. 1999/10.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable for instruction decoding; must be held low ≥250 ns between commands |
| SK | Serial Clock | Rising-edge synchronized I/O; controls timing of DI sampling and DO output transitions |
| DI | Data Input | Serial instruction/data input; accepts Start Bit (1), Op Code, Address, and 16-bit payload |
| DO | Data Output / Status | Tri-state output: drives data during READ, signals Busy/Ready when CS high post-WRITE |
| GND | Ground Reference | Return path for VCC and all I/O; requires low-impedance PCB connection |
| VCC | Power Supply | Single supply input; powers internal charge pump for write voltage generation |
| NC | No Connect | Internally unconnected pin; must remain floating or tied to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Software write protection | EWEN/EWDS instruction pair prevents accidental writes without explicit enable-no external hardware lock needed |
| Automatic address increment | Sequential READ continues to next address after 16-bit data shift-out; wraps from $FFF to $000 |
| Busy/Ready status signaling | DO pin repurposed as real-time programming status indicator-eliminates need for polling delay or timeout loops |
| Integrated high-voltage generator | On-chip charge pump generates internal programming voltage-no external VPP supply required |
| Wide VCC range | 1.8V–5.5V operation supports mixed-voltage systems and brown-out tolerant designs |
Applications
| Industrial Sensor Calibration | Consumer Remote Control Settings |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and user-adjusted calibration values in temperature/humidity sensors. IC Role / Device Role / Timing Role: Non-volatile configuration register bank accessed during power-up and field recalibration. Use Value: Enables field-updatable calibration without firmware changes; retains settings across 10+ year deployments. | Use Scenario: Saving user preferences (volume, channel memory, backlight timeout) in IR remote controllers with coin-cell backup. IC Role / Device Role / Timing Role: Low-power parameter store accessed infrequently during button press events or wake-up sequences. Use Value: Achieves sub-1µA standby draw while preserving settings through battery replacement cycles. |
| Medical Device Configuration | Automotive Body Control Module |
Use Scenario: Holding device-specific operational parameters (e.g., alarm thresholds, display brightness) in portable diagnostic tools. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for safety-critical setup data with write-protection enforcement. Use Value: Prevents unintended parameter corruption during ESD events or power transients via software-enabled write gating. | Use Scenario: Storing seat/mirror position presets and lighting profiles in automotive interior modules. IC Role / Device Role / Timing Role: Persistent memory for user-customized vehicle settings retained across ignition cycles. Use Value: Supports 100K-cycle endurance for frequent reprogramming during dealership configuration or OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip 24LC512-I/P | 512Kbit capacity, I²C interface, 400 kHz max clock, no Busy/Ready pin - requires software polling | Higher density but slower interface; lacks hardware status feedback for write completion | Choose when I²C bus is already dominant and >64Kbit storage is required |
| ON Semiconductor CAT24C64WI-GT3 | 64Kbit, I²C interface, 1 MHz max clock, write cycle time 5 ms (typ), no dedicated status pin | Same density but different protocol; requires interrupt or timeout-based write completion handling | Prefer when board-level I²C routing exists and SPI resource allocation is constrained |
Compared with 24LC512-I/P and CAT24C64WI-GT3, the AK93C10AF provides deterministic write status signaling via DO pin, tighter 10 ms max programming time at 1.8V, and native SPI compatibility-reducing firmware overhead and enabling faster parameter updates in resource-constrained MCUs.
Availability
AK93C10AF is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer remote control settings, and medical device configuration requiring stable component supply and long-term obsolescence management.
Supply support for AK93C10AF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei Microdevices (formerly Asahi Kasei Electronics) is a Japanese semiconductor company specializing in analog, sensor, and memory ICs for industrial and consumer applications.
The AK93C series was designed specifically for low-density, high-reliability serial data storage in space-constrained embedded systems where SPI interface simplicity and guaranteed write completion signaling are critical.
FAQ
What is the maximum clock frequency supported by AK93C10AF?
The AK93C10AF supports SK clock frequencies up to 1 MHz at VCC ≥4.5V (tSKP1 = 1.0 µs), 500 kHz at 2.0V ≤ VCC < 4.5V, and 250 kHz at 1.8V ≤ VCC < 2.0V. These limits ensure reliable setup/hold timing for DI sampling and DO output stability. The AK93C10AF does not require external clock dividers when interfaced with standard MCU SPI peripherals operating within these ranges.
Does AK93C10AF support sequential read across address boundaries?
Yes, the AK93C10AF supports automatic address increment during READ operations: after outputting 16 bits from address $FFF, the internal counter rolls over to $000 and continues streaming data. This enables efficient bulk reads without issuing new READ instructions-critical for fast firmware parameter loading. The AK93C10AF implements this behavior per its documented address wraparound specification.
How is write protection implemented on AK93C10AF?
AK93C10AF uses software-controlled write protection: it powers up in ERASE/WRITE Disable state, and WRITE instructions are blocked until EWEN is executed. EWDS disables further writes until next power cycle or another EWEN. No hardware write-protect pin exists. This design eliminates external components while ensuring robust protection against spurious writes during power transitions-verified in AK93C10AF functional testing.
What is the function of the NC pin on AK93C10AF?
Pin 3 of the AK93C10AF is marked NC (No Connect) in the official pin arrangement diagram and must remain unconnected or tied to GND per Asahi Kasei's layout recommendations. It is internally unconnected and serves no electrical function. Routing traces to or placing vias under this pin may cause mechanical stress or contamination risk in SOP-8 assembly-consistent with AK93C10AF package documentation.
Can AK93C10AF be used with 1.8V-only microcontrollers?
Yes, AK93C10AF operates fully at VCC = 1.8V with validated DC and AC characteristics: ICC4 (read current) ≤ 0.1 mA, tSKP3 = 4.0 µs, and VOL2 ≤ 0.4 V at IOL = 0.1 mA. Its 1.8V–5.5V range allows direct connection to 1.8V logic families without level translation. All timing and voltage specs for AK93C10AF are confirmed down to 1.8V in the DAM02E-01 datasheet.
AK93C10AF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 64Kbit
- Memory Organization:
- 4K x 16
- Memory Interface:
- SPI
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOP
AK93C10AF FAQ
1.How can I place an order for AK93C10AF through Aetrix?
Please submit a Request for Quotation (RFQ) for AK93C10AF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK93C10AF reliable?
The price and inventory of AK93C10AF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK93C10AF is usually 5 days.
3.What payment methods are accepted for AK93C10AF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK93C10AF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK93C10AF?
AK93C10AF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK93C10AF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK93C10AF?
For technical support, including AK93C10AF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK93C10AF requirements.
6.How does Aetrix verify that AK93C10AF is sourced from the original manufacturer or authorized distributors?
All AK93C10AF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK93C10AF meets industry standards.
7.What is the process for return or replacement of AK93C10AF?
All AK93C10AF units undergo pre-shipment inspection (PSI). If there is an issue with AK93C10AF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK93C10AF part is unused and in its original packaging.
Return procedure for AK93C10AF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK93C10AF Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

