Asahi Kasei Microdevices/AKM AK93C45AF
- Part No.:
- AK93C45AF
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Category:
- Memory
- Package:
- -
- Datasheet:
-
AK93C45AF.pdf
- Description:
- IC EEPROM 1KBIT SPI 8SOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AK93C45AF from Asahi Kasei is a 1K-bit (1024-bit), 64 × 16 organization serial CMOS EEPROM with SPI-compatible 4-wire interface (CS, SK, DI, DO), operating from 1.8V to 5.5V supply, rated for -40°C to +85°C, and housed in an 8-pin SOP package. It supports READ, WRITE, EWEN, and EWDS instructions, features software-controlled write protection, and delivers 100K write/erase cycles with 10-year data retention - used for configuration storage in industrial controllers and sensor calibration modules.
For engineers reviewing the AK93C45AF datasheet, AK93C45AF pinout, AK93C45AF application, or AK93C45AF equivalent, key selection considerations include its 1.8V–5.5V wide VCC range, 0.8µA max standby current, Busy/Ready status via DO pin, NC/PE pin configuration in SOP, and compatibility with microcontroller GPIO-based serial interfaces requiring no external high-voltage programming supply.
Technical Context
The AK93C45AF implements a synchronous serial interface with chip-select (CS) activation, rising-edge clocked data transfer on SK, and bidirectional data flow via DI (input) and DO (output). Its internal architecture includes instruction decode logic, auto-erase control, and a charge-pump-based high-voltage generator enabling write operations without external VPP.
Write enable requires explicit EWEN instruction before WRITE; execution reverts to disabled state after EWDS or power removal. The DO pin serves dual function: data output during READ and open-drain Busy/Ready status (low = busy, high = ready) when CS is active and post-write - with timing validity dependent on tCS ≥ 250ns and tSV ≤ 500ns (CL = 100pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1024 bits (64 × 16), sufficient for small configuration tables or calibration coefficients |
| VCC range | 1.8V to 5.5V - interoperable with 1.8V, 3.3V, and 5V logic systems without level shifters |
| Standby current | 0.8µA max at VCC = 5.5V - enables ultra-low-power battery-backed operation |
| Endurance | 100,000 write/erase cycles - supports frequent field updates in telemetry or logging applications |
| Data retention | 10 years at +85°C - ensures long-term reliability in industrial environments |
| Write time | 10ms self-timed programming - eliminates need for external timing control or polling overhead |
| Interface | 4-wire serial (CS/SK/DI/DO), no VPP pin required - simplifies PCB routing and reduces BOM count |
Pinout & Package
AK93C45AF uses an 8-pin plastic SOP (Small Outline Package) with NC (No Connect) on Pin 3; PE (Program Enable) is not bonded and internally pulled up, so it is functionally inactive in this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable; must be held low ≥250ns between instructions and high to initiate Busy/Ready readout |
| SK | Serial Clock | Rising-edge synchronized data transfer; tSKP min = 1.0µs (VCC ≥4.5V), up to 4.0µs (VCC =1.8V) |
| DI | Data Input | Accepts Start Bit (1), Op Code, Address, and 16-bit data; sampled on SK rising edge |
| DO | Data Output / Status | Tri-state output; delivers 16-bit read data or Busy (0)/Ready (1) signal when CS is high post-write |
| GND | Ground | Reference return path for all I/O and internal circuitry |
| VCC | Power Supply | Single supply input; powers internal charge pump for write voltage generation |
| NC | No Connect | Pin 3 is unconnected; no PCB trace or pull-up/down required |
| - | PE (not present) | Not bonded in AK93C45AF; functionally identical to AK93C45AV where PE is unused |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC operation | 1.8V–5.5V support enables direct interfacing with mixed-voltage microcontrollers without level translation |
| Integrated charge pump | Eliminates need for external VPP supply - reduces system component count and layout complexity |
| Software write protection | EWEN/EWDS instructions provide deterministic, non-hardware-based write lockout - avoids mechanical jumper risks |
| Busy/Ready status signaling | DO pin provides real-time programming status without requiring fixed delay timers or interrupt polling |
| Automatic address increment | Enables sequential 16-bit reads across memory space with single instruction initiation - improves firmware efficiency |
Applications
| Industrial Sensor Calibration | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Non-volatile configuration storage accessed at power-up; retains values across cold starts and brownouts. Use Value: Enables one-time calibration during manufacturing and field recalibration without hardware modification or firmware update. | Use Scenario: Holding user-defined I/O mapping, communication protocol settings, and alarm thresholds in HVAC control panels. IC Role / Device Role / Timing Role: Serial parameter store interfaced directly to MCU GPIO pins; accessed during boot initialization and runtime updates. Use Value: Supports field customization and remote configuration via simple command sequences - no flash reprogramming needed. |
| Medical Device Settings Backup | Automotive Body Control Module |
Use Scenario: Preserving user-selected display brightness, audio volume, and therapy parameters in portable diagnostic equipment. IC Role / Device Role / Timing Role: Low-power, tamper-resistant memory holding safety-critical operational defaults and user preferences. Use Value: Meets IEC 62304 Class B requirements for data persistence with 10-year retention at +85°C ambient. | Use Scenario: Storing door lock logic states, mirror position presets, and lighting profiles in automotive BCMs. IC Role / Device Role / Timing Role: SPI-compatible EEPROM integrated into CAN gateway subsystems for non-volatile feature personalization. Use Value: Survives automotive load-dump transients and operates reliably across -40°C to +85°C under hood conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Microchip 25AA010A-I/P | 1K-bit, SPI interface, same 8-pin PDIP/SOIC package; requires external 5V for full-speed operation; no built-in charge pump - needs VPP for write if VCC < 4.5V | Less suitable for 1.8V-only systems; lacks automatic Busy/Ready signaling - requires fixed 5ms delay or status polling | Select when legacy 5V design exists and charge-pump-free BOM is preferred |
| ON Semiconductor CAT25010VI-GT3 | 1K-bit, SPI interface, 8-pin SOIC; supports 1.8V–5.5V; includes write-protect pin (WP#) instead of software EWEN/EWDS; no Busy/Ready output on DO | Hardware WP# simplifies permanent lockout but reduces runtime flexibility; no status feedback increases firmware latency | Select when static write protection suffices and deterministic 5ms write timeout is acceptable |
Compared with 25AA010A-I/P and CAT25010VI-GT3, AK93C45AF uniquely integrates a charge pump and Busy/Ready signaling within its 1.8V–5.5V envelope - reducing system-level timing uncertainty and eliminating external high-voltage generation, making it optimal for compact, low-power, and dynamically configurable embedded designs.
Availability
AK93C45AF is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and medical device settings backup requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for AK93C45AF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Asahi Kasei is a Japanese semiconductor manufacturer specializing in analog, mixed-signal, and memory ICs for industrial, automotive, and consumer applications.
The AK93C45A family was designed specifically for low-density, low-power, wide-VCC serial data storage in space-constrained embedded systems - emphasizing reliability, ease of integration, and elimination of external programming voltage sources.
FAQ
What is the memory organization of the AK93C45AF?
The AK93C45AF contains 1024 bits organized as 64 words × 16 bits per word. This structure supports efficient storage of 16-bit configuration registers, calibration coefficients, or status flags. Each READ or WRITE instruction accesses one 16-bit location using a 6-bit address (A5–A0), and the DO pin outputs or accepts exactly 16 data bits per transaction. The AK93C45AF does not support byte-level addressing - all operations are strictly 16-bit aligned.
Does the AK93C45AF require an external VPP supply for write operations?
No, the AK93C45AF does not require an external VPP supply. It integrates an on-chip charge pump that generates the necessary high voltage for write/erase operations from the standard VCC rail (1.8V–5.5V). This eliminates the need for external high-voltage circuitry, simplifies PCB layout, and reduces bill-of-materials cost - a key differentiator versus older EEPROM families like the 93C46 or Microchip 25-series without internal pumps.
How does write protection work on the AK93C45AF?
Write protection on the AK93C45AF is software-controlled via EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. At power-up, the device defaults to EWDS state - WRITE instructions are ignored until EWEN is issued. After successful EWEN, WRITE and EWDS become executable; issuing EWDS immediately disables further writes. This mechanism provides flexible, firmware-driven protection without hardware pins or jumpers - critical for field-upgradable systems where dynamic lock/unlock behavior is required.
What is the function of the DO pin during and after a WRITE instruction?
During a WRITE instruction, the DO pin remains in high-impedance state. After the falling edge of CS initiates the self-timed programming cycle, and if CS is brought high again after ≥250ns, the DO pin transitions to active output mode: logic "0" indicates programming is still in progress (Busy), and logic "1" confirms completion (Ready). This status remains valid until the next instruction's start bit is detected. The AK93C45AF uses this feature to eliminate fixed-delay polling - firmware can wait on DO=1 before issuing subsequent commands.
Is the AK93C45AF pin-compatible with other variants in the AK93CxxA family?
The AK93C45AF shares the same 8-pin SOP footprint and pinout with AK93C55AF, AK93C65AF, and AK93C75AF - all use CS/SK/DI/DO/GND/VCC/NC/NC arrangement. However, memory size, address width (A5 vs A6/A7/A8), and instruction encoding differ. While PCB layout is interchangeable, firmware must be adapted for each variant's address depth and timing (e.g., tE/W = 10ms for AK93C45AF vs 8–10ms for AK93C75AF). No functional drop-in replacement exists without software revision.
AK93C45AF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Asahi Kasei Microdevices/AKM
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- SPI
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- -
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOP
AK93C45AF FAQ
1.How can I place an order for AK93C45AF through Aetrix?
Please submit a Request for Quotation (RFQ) for AK93C45AF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AK93C45AF reliable?
The price and inventory of AK93C45AF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AK93C45AF is usually 5 days.
3.What payment methods are accepted for AK93C45AF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AK93C45AF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AK93C45AF?
AK93C45AF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AK93C45AF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AK93C45AF?
For technical support, including AK93C45AF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AK93C45AF requirements.
6.How does Aetrix verify that AK93C45AF is sourced from the original manufacturer or authorized distributors?
All AK93C45AF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AK93C45AF meets industry standards.
7.What is the process for return or replacement of AK93C45AF?
All AK93C45AF units undergo pre-shipment inspection (PSI). If there is an issue with AK93C45AF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AK93C45AF part is unused and in its original packaging.
Return procedure for AK93C45AF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AK93C45AF Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

