Texas Instruments AM1705CPTP4
- Part No.:
- AM1705CPTP4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 176-LQFP Exposed Pad
- Datasheet:
-
AM1705CPTP4.pdf
- Description:
- IC MPU SITARA 456MHZ 176HLQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1705CPTP4 from Texas Instruments is a 375-MHz ARM926EJ-S™ microprocessor with 16KB instruction cache, 16KB data cache, 128KB on-chip RAM, and integrated peripherals including 10/100 Mbps Ethernet MAC (RMII), three UARTs (one with RTS/CTS), two McASPs, USB 2.0 OTG with PHY, and PRUSS dual-core real-time subsystem - deployed in industrial automation and portable data terminals.
For engineers reviewing the AM1705CPTP4 datasheet, AM1705CPTP4 pinout, AM1705CPTP4 application, or AM1705CPTP4 equivalent, key selection considerations include ARM926EJ-S core frequency (375 MHz @ 1.2 V), 176-pin PTP package with 0.5-mm pitch, EMIFA/EMIFB memory interface support, and PRUSS programmability for deterministic I/O offload.
Technical Context
The AM1705CPTP4 implements an ARMv5TEJ-compliant ARM926EJ-S core with MMU, separate 16KB I-cache and D-cache (4-way VIVT), 8KB vector RAM, and 64KB ROM. Its memory subsystem includes 128KB SRAM, EMIFA supporting NAND/NOR/8-bit async, and EMIFB for 16-bit SDRAM up to 128 MB.
Peripherals are tightly coupled via AHB/APB buses: EDMA3 with 32 independent channels manages high-throughput transfers; PRUSS provides two 32-bit RISC cores (4KB IRAM + 512B DRAM each) for real-time GPIO, PWM, or protocol handling; and dual McASPs support TDM/I2S with 28 serial data pins and FIFO buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S at 375 MHz (1.2 V nominal), supports Thumb/ARM/Jazelle/Embedded ICE-RT |
| Memory | 128KB on-chip SRAM + 16KB I-cache + 16KB D-cache + 64KB ROM + 8KB vector RAM |
| External Interfaces | EMIFA (NAND/NOR/8-bit async) + EMIFB (16-bit SDRAM, 128 MB address space) |
| Connectivity | 10/100 Mbps EMAC (RMII), USB 2.0 OTG (full-speed host/client, integrated PHY), 2× I²C, 2× SPI, 3× UART (UART0 with RTS/CTS) |
| Real-Time Peripherals | PRUSS with two 32-bit RISC cores, 3× eHRPWM (6 single-edge/dual-edge outputs), 3× eCAP, 2× eQEP |
| Audio & Timing | 2× McASP (28 serializers, TDM/I2S/FIFO), 2× 64-bit timers (configurable as watchdog or dual 32-bit) |
| Package | 176-pin HLQFP (PTP), 24 mm × 24 mm, 0.5-mm pitch, PowerPAD™ thermal pad |
Pinout & Package
AM1705CPTP4 uses a 176-pin PowerPAD™ plastic quad flat pack (HLQFP-PTP) with 0.5-mm pitch and exposed thermal pad (pin 177). The package supports industrial temperature range (–40°C to 105°C) and requires controlled solder reflow per TI SZZA031.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–40, 42–176 | Multi-function I/O (GPIO, peripheral mux) | Configurable as UART0/1/2, McASP0/1, SPI0/1, I²C0/1, EMAC RMII, eHRPWM/eCAP/eQEP, MMC/SD, or general-purpose input/output |
| 41, 89, 136, 139, 149, 152–155, 157–169 | No-connect (NC) or reserved | Not bonded or internally unused; must be left unconnected per datasheet Table 3-6 |
| 177 | Thermal pad (SS) | Exposed copper pad for PCB thermal relief; must be soldered to solid ground plane for junction temperature control |
| VDD (CVDD/DVDD/RVDD) | Core, I/O, and analog power rails | CVDD = 1.2 V core (375 MHz), DVDD = 3.3 V I/O, RVDD = 3.3 V USB analog; each requires dedicated decoupling |
| OSCIN/OSCOUT | Crystal oscillator interface | Supports 24.576 MHz crystal for system clock generation; internal PLL generates CPU/DDR/peripheral clocks |
Key Features
| Feature | Design Value |
|---|---|
| PRUSS dual-core subsystem | Two independent 32-bit RISC PRU cores with 4KB IRAM + 512B DRAM each, enabling deterministic real-time I/O control without ARM intervention |
| EDMA3 controller | 32 independent DMA channels + 8 QDMA channels with configurable burst size, offloading CPU from high-bandwidth memory transfers |
| eHRPWM modules | Three modules supporting 6 single-edge, 6 dual-edge symmetric, or 3 dual-edge asymmetric PWM outputs with dead-band generation and trip-zone protection |
| McASP audio interfaces | Two multi-channel audio serial ports with six clock zones, 28 serial data pins, and transmit/receive FIFOs for TDM/I2S protocol flexibility |
| Memory protection units | Dual MPU blocks enforce access permissions across ARM, PRUSS, and peripheral domains, isolating firmware tasks for robust embedded operation |
Applications
| Industrial PLC Controller | Portable Data Terminal |
|---|---|
Use Scenario: Real-time motion control and fieldbus communication in compact programmable logic controllers. IC Role / Device Role / Timing Role: AM1705CPTP4 serves as main application processor running Linux RTOS while PRUSS handles encoder feedback (eQEP), PWM motor drive timing (eHRPWM), and EtherCAT slave stack offload. Use Value: Dual eQEP modules (32-bit, 4-input/channel) and 3× eHRPWM with dead-band generation enable precise servo control without external timing ICs. | Use Scenario: Rugged handheld device for warehouse inventory management with barcode scanning, Wi-Fi/Ethernet backhaul, and battery operation. IC Role / Device Role / Timing Role: AM1705CPTP4 integrates application processing (ARM9), secure data I/O (MMC/SDIO), and wired connectivity (10/100 EMAC + USB OTG) in single chip. Use Value: Integrated USB 2.0 OTG PHY and RMII Ethernet reduce BOM count; 128KB SRAM enables local caching of scanned data during intermittent network outages. |
| Home Automation Gateway | Test & Measurement Instrument |
Use Scenario: Central hub aggregating Zigbee/Z-Wave sensors, controlling lighting via DALI/0–10V, and exposing REST API over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: AM1705CPTP4 runs embedded Linux with web server, while UARTs and GPIO banks interface with sub-GHz transceivers and analog dimmer drivers. Use Value: Three UARTs (including hardware flow control on UART0) allow simultaneous connection to multiple wireless modules without software handshaking overhead. | Use Scenario: Portable oscilloscope or signal generator requiring precise waveform generation, ADC data capture, and USB host for PC synchronization. IC Role / Device Role / Timing Role: AM1705CPTP4 acts as controller and waveform engine: McASPs generate I2S audio test tones, eCAP captures external trigger timestamps, and USB OTG streams captured samples to host PC. Use Value: McASP FIFO buffers (transmit/receive) and eCAP's four-event timestamp capture enable jitter-free waveform synthesis and sub-microsecond trigger resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1707CPTP4 | Same package and pinout; higher 456-MHz ARM926EJ-S core (1.3 V), identical peripheral set | Requires higher core voltage rail and tighter thermal design; suitable where >375 MHz deterministic throughput is needed | Select AM1707CPTP4 only if application demands higher CPU bandwidth and can accommodate 1.3 V core supply and increased power dissipation. |
| AM1808CPTP4 | ARM926EJ-S at 456 MHz, adds security accelerator (AES/SHA/DES), DDR2 controller (replaces EMIFB SDRAM), same 176-pin PTP package | Targeted at secure communications gateways; lacks EMIFB SDRAM support but adds crypto acceleration and DDR2 interface | Choose AM1808CPTP4 when cryptographic processing or DDR2 memory bandwidth is required; not drop-in for EMIFB-based SDRAM designs. |
Compared with AM1705CPTP4, AM1707CPTP4 delivers +21.6% CPU frequency at higher voltage, while AM1808CPTP4 trades EMIFB SDRAM compatibility for hardware crypto and DDR2 - making AM1705CPTP4 optimal for cost-sensitive industrial control where 375 MHz and SDRAM are sufficient.
Availability
AM1705CPTP4 is available at Aetrix Electronics and suitable for industrial automation, portable data terminals, and test and measurement equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AM1705CPTP4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and consumer markets.
The AM1705CPTP4 belongs to TI's Sitara™ ARM processor family, designed for cost-optimized, low-power industrial applications requiring real-time responsiveness, rich peripheral integration, and Linux-capable processing without DSP co-processing.
FAQ
What is the maximum operating frequency of the AM1705CPTP4?
The AM1705CPTP4 operates at a maximum frequency of 375 MHz when supplied with a nominal 1.2-V core voltage. This frequency is specified under recommended operating conditions and validated across the industrial temperature range (–40°C to 105°C). The AM1705CPTP4 does not support the 456-MHz configuration - that variant is implemented in the AM1707CPTP4. System-level timing must account for PLL lock time and clock domain crossings between ARM, PRUSS, and peripheral modules.
Does the AM1705CPTP4 include an integrated USB PHY?
Yes, the AM1705CPTP4 integrates a full-speed USB 2.0 OTG PHY on-die, supporting both client (device) and host modes at 12 Mbps. It includes dedicated pins (USB0_DP, USB0_DM, USB0_VDDA33, USB0_VDDA12, USB0_VDDA18) and complies with USB 2.0 specification for electrical signaling. No external PHY is required, reducing BOM cost and board area. The USB controller supports endpoint 0 (control) and endpoints 1–4 (bulk/interrupt/isochronous) in both directions.
How many independent PWM outputs does the AM1705CPTP4 support?
The AM1705CPTP4 features three enhanced high-resolution PWM (eHRPWM) modules, capable of generating up to six single-edge, six dual-edge symmetric, or three dual-edge asymmetric PWM outputs. Each module includes dedicated 16-bit time-base counters, period/frequency control, dead-band generation, and trip-zone inputs for safety-critical motor control. These outputs are routed to specific GPIO pins (e.g., EPWM0A/B, EPWM1A/B) and require proper pin multiplexing configuration via the SYSCFG module.
What memory interfaces are supported by the AM1705CPTP4?
The AM1705CPTP4 supports two external memory interfaces: EMIFA (asynchronous interface for 8-bit NAND/NOR flash, SRAM, and FPGA peripherals) and EMIFB (synchronous 16-bit SDRAM interface supporting up to 128 MB address space). EMIFA includes chip selects CS2–CS5 and wait-state control; EMIFB supports standard SDRAM timing parameters (tRCD, tRP, tRFC) and includes dedicated DQM/WE/CAS/RAS signals. Both interfaces are accessible via AHB bus and require initialization through the EMIF controller registers.
Is the PRUSS subsystem in the AM1705CPTP4 enabled by default?
No, the PRUSS subsystem in the AM1705CPTP4 is disabled by default after reset and must be explicitly enabled via software configuration of the Power and Sleep Controller (PSC) registers. Once enabled, each PRU core executes independently from the ARM926EJ-S, accessing its own 4KB instruction RAM and 512B data RAM. PRUSS operation requires clock gating control, interrupt routing setup, and shared resource arbitration - all documented in the AM1705 Technical Reference Manual sections 6.26 and 3.3.6.
AM1705CPTP4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 176-LQFP Exposed Pad
- Series:
- Sitara™
- Packaging:
- Tube
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 176-HLQFP (24x24)
- Additional Interfaces:
- I2C, McASP, SPI, MMC/SD, UART
AM1705CPTP4 FAQ
1.How can I place an order for AM1705CPTP4 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1705CPTP4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1705CPTP4 reliable?
The price and inventory of AM1705CPTP4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1705CPTP4 is usually 5 days.
3.What payment methods are accepted for AM1705CPTP4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1705CPTP4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1705CPTP4?
AM1705CPTP4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1705CPTP4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1705CPTP4?
For technical support, including AM1705CPTP4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1705CPTP4 requirements.
6.How does Aetrix verify that AM1705CPTP4 is sourced from the original manufacturer or authorized distributors?
All AM1705CPTP4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1705CPTP4 meets industry standards.
7.What is the process for return or replacement of AM1705CPTP4?
All AM1705CPTP4 units undergo pre-shipment inspection (PSI). If there is an issue with AM1705CPTP4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1705CPTP4 part is unused and in its original packaging.
Return procedure for AM1705CPTP4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1705CPTP4 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

