Texas Instruments AM1802EZCED3
- Part No.:
- AM1802EZCED3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
AM1802EZCED3.pdf
- Description:
- IC MPU SITARA 300MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,899
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1802EZCED3 from Texas Instruments is a 300-MHz ARM926EJ-S™ RISC microprocessor with integrated 16KB instruction cache, 16KB data cache, 64KB ROM, 8KB vector RAM, and 128KB on-chip SRAM. It features a 10/100 Mbps Ethernet MAC (MII/RMII), USB 2.0 OTG with integrated PHY, three UARTs, two SPIs, one I²C, one MMC/SD interface, McASP audio port, EDMA3 controller, RTC, and dual external memory interfaces (EMIFA + DDR2/mDDR). It targets embedded industrial control and medical devices requiring real-time OS support and rich peripheral integration.
For engineers reviewing the AM1802EZCED3 datasheet, AM1802EZCED3 pinout, AM1802EZCED3 application, or AM1802EZCED3 equivalent, key selection criteria include ARM926EJ-S core compatibility, 361-ball NFBGA (ZCE) package with 0.65-mm pitch, 1.2-V core / 1.8-V or 3.3-V I/O voltage support, industrial temperature range (–40°C to 85°C), and boot-source flexibility via EMIFA, NAND, or MMC/SD.
Technical Context
The AM1802EZCED3 implements the ARMv5TEJ instruction set with Jazelle® Java acceleration and Embedded ICE-RT™ debug support. Its memory subsystem includes MMU-based virtual memory management, four-way associative caches with critical-word-first refill, and hardware page table walks - enabling robust Linux and RTOS execution.
Peripheral interconnect uses AHB buses with dedicated D-AHB/I-AHB paths, while the EDMA3 engine provides 64 independent channels and 16 quick-DMA channels for zero-CPU-overhead data movement between peripherals, memory, and external interfaces including EMAC, USB, McASP, and MMC/SD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S at 300 MHz: full MMU, Jazelle Java acceleration, and Thumb/ARM instruction set for OS-capable embedded applications. |
| Memory | 16KB I-cache + 16KB D-cache + 64KB ROM + 8KB vector RAM + 128KB on-chip SRAM: enables fast boot, deterministic interrupt latency, and local code/data storage without external memory dependency. |
| External Memory Support | EMIFA (NOR/NAND/SDRAM) + DDR2/mDDR controller (16-bit, up to 156 MHz): supports mixed-memory systems with high-bandwidth video/audio buffers and low-latency flash storage. |
| Connectivity | 10/100 Mbps EMAC (MII/RMII), USB 2.0 OTG (host/client), 3× UART (16-byte FIFO, RTS/CTS), 2× SPI, 1× I²C, 1× MMC/SD: enables wired networking, peripheral expansion, and removable media in compact designs. |
| Audio & Timing | McASP with 16 serializers and FIFOs (TDM/I²S/DIT); 4× 64-bit timers (configurable as watchdog or dual 32-bit): supports multi-channel audio I/O and precise real-time scheduling. |
| Package & Environment | NFBGA-361 (ZCE), 13 mm × 13 mm, 0.65-mm ball pitch; industrial temp (–40°C to 85°C); 1.2-V core / 1.8-V or 3.3-V I/O: suitable for space-constrained, thermally demanding industrial deployments. |
Pinout & Package
The AM1802EZCED3 is housed in a 361-ball Pb-free plastic ball grid array (NFBGA) package with 0.65-mm ball pitch and 13 mm × 13 mm body size (ZCE suffix). Pin functions are fully multiplexed and configured via boot settings and software registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A[0]–DDR_A[13] | DDR2 Address Bus | 14-bit address lines for DDR2/mDDR controller; supports 256-MB address space with bank addressing via BA[0:2]. |
| DDR_D[0]–DDR_D[15] | DDR2 Data Bus | 16-bit bidirectional data path with DQS/DQM strobes; enables high-throughput streaming for video/audio buffers. |
| EMAC_MDIO / EMAC_MDC | PHY Management Interface | Two-wire serial bus for configuring external Ethernet PHY registers during initialization and link negotiation. |
| USB0_DP / USB0_DM | USB 2.0 Differential Pair | Integrated PHY supports high/full/low-speed operation; requires no external transceiver for basic OTG functionality. |
| GP0[0]–GP9[15] | General-Purpose I/O Banks | Nine 16-bit GPIO banks with programmable interrupt/event generation; each pin multiplexed with up to 5 peripheral functions. |
Key Features
| Feature | Design Value |
|---|---|
| ARM926EJ-S Core with MMU | Enables full Linux, Android, or QNX deployment with memory protection, virtual memory, and process isolation in resource-constrained systems. |
| Dual External Memory Interfaces | Simultaneous use of EMIFA (for NOR/NAND boot) and DDR2/mDDR (for runtime OS/application memory) eliminates memory contention and simplifies BOM. |
| EDMA3 with 64 Channels | Offloads CPU from data movement tasks-critical for real-time audio/video streaming, network packet processing, and sensor fusion pipelines. |
| McASP with FIFO and 16 Serializers | Supports multi-channel TDM/I²S audio I/O with independent TX/RX clocks; eliminates bit-banging and reduces jitter in voice-enabled medical or building automation endpoints. |
| Industrial Temperature Range | Rated for –40°C to +85°C operation with validated thermal performance in ZCE package, ensuring reliability in uncontrolled environments like ePOS kiosks or field-deployed healthcare monitors. |
Applications
| Medical Monitoring Device | ePOS Terminal |
|---|---|
Use Scenario: Portable patient vital sign monitor with ECG, SpO₂, and wireless data upload. IC Role / Device Role / Timing Role: Central applications processor executing Linux-based UI, managing McASP for analog front-end audio sampling, EMAC for hospital LAN connectivity, and USB OTG for firmware updates. Use Value: Integrated DDR2 controller and 128KB SRAM reduce external memory count; RTC with 32-kHz oscillator enables accurate timestamping of clinical events without external timing components. | Use Scenario: Compact retail point-of-sale terminal with barcode scanner, receipt printer, and Ethernet payment gateway. IC Role / Device Role / Timing Role: Main controller running lightweight Linux, driving UARTs for peripheral communication, EMAC for secure payment network access, and GPIO for button/LED interface. Use Value: Three UARTs with 16-byte FIFOs and RTS/CTS flow control ensure reliable serial communication with multiple peripherals; EMIFA supports direct NAND boot and flash storage for transaction logs. |
| Building Automation Controller | Industrial HMI Panel |
Use Scenario: DIN-rail mounted HVAC controller with Modbus TCP, touchscreen interface, and sensor aggregation. IC Role / Device Role / Timing Role: Real-time applications processor handling protocol stack (TCP/IP + Modbus), McASP for audio alerts, and GPIO for relay/digital input control. Use Value: Dual Ethernet capability (MII + RMII) allows redundant network links; 4× configurable 64-bit timers provide precise PWM output for fan speed control and event scheduling. | Use Scenario: Ruggedized human-machine interface panel with resistive touchscreen, CAN bridge, and local data logging. IC Role / Device Role / Timing Role: Primary compute engine running Qt-based GUI, managing SPI-connected display driver, UART for legacy serial devices, and EMIFA for SD card logging. Use Value: 361-ball ZCE package enables compact PCB layout; 1.8-V/3.3-V I/O flexibility simplifies interface to mixed-voltage peripherals without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM9-based applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1806ZCED3 | Same ARM926EJ-S core, 300 MHz, identical ZCE package, but adds dual USB 2.0 ports (USB0 + USB1) and second McASP. | Required for designs needing concurrent USB host + device operation or stereo audio capture/playback with independent clock domains. | Select AM1806ZCED3 only if dual USB or dual McASP functionality is mandatory; otherwise AM1802EZCED3 offers lower cost and power. |
| AM1808ZCED3 | Same package and core, but adds PRU-ICSS (dual 32-bit RISC coprocessors), additional Ethernet MAC, and enhanced security features (AES, SHA, RSA). | Suitable for industrial protocols (EtherCAT, PROFINET), secure firmware updates, or deterministic real-time I/O offload beyond ARM9 capabilities. | Choose AM1808ZCED3 when PRU-based peripheral control, dual EMAC, or cryptographic acceleration is required; AM1802EZCED3 remains optimal for cost-sensitive, non-security-critical applications. |
Compared with AM1806ZCED3 and AM1808ZCED3, the AM1802EZCED3 delivers the essential ARM926EJ-S feature set-including EMAC, USB OTG, McASP, and dual memory controllers-at lowest silicon cost and power, making it ideal for single-function industrial edge nodes where extended peripheral count or security is unnecessary.
Availability
AM1802EZCED3 is available at Aetrix Electronics and suitable for medical monitoring devices, ePOS terminals, and building automation controllers requiring stable component supply across long product lifecycles.
Supply support for AM1802EZCED3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer markets.
The AM1802 belongs to TI's Sitara™ ARM processor family, designed specifically for cost-optimized, Linux-capable industrial and medical applications requiring rich peripheral integration without FPGA-level complexity.
FAQ
What is the core architecture and clock speed of the AM1802EZCED3?
The AM1802EZCED3 integrates an ARM926EJ-S™ RISC core operating at 300 MHz. It supports both 32-bit ARM and 16-bit Thumb instructions, includes Jazelle® Java acceleration, and features a full Memory Management Unit (MMU) for virtual memory support. This architecture enables robust Linux and real-time OS execution in resource-constrained embedded systems.
Which package type does the AM1802EZCED3 use, and what are its mechanical dimensions?
The AM1802EZCED3 uses a 361-ball NFBGA package with ZCE suffix, measuring 13.0 mm × 13.0 mm with 0.65-mm ball pitch. This package is distinct from the larger ZWT variant (16 mm × 16 mm, 0.80-mm pitch) and is optimized for compact industrial PCB layouts while maintaining thermal performance across the industrial temperature range.
Does the AM1802EZCED3 support booting from NAND flash, and how is boot mode selected?
Yes, the AM1802EZCED3 supports NAND flash boot via its EMIFA interface. Boot mode is determined by hardware configuration pins (BOOT[0:7]) sampled at reset, with specific combinations selecting NAND, NOR, MMC/SD, or UART boot. The AM1802EZCED3 datasheet Table 4-1 defines all valid boot configurations and corresponding pin states.
What are the supported I/O voltage levels for the AM1802EZCED3, and how are they configured?
The AM1802EZCED3 supports 1.8-V or 3.3-V LVCMOS I/Os (excluding USB and DDR2 interfaces), configured per-bank via the VDDSHVx supply rails and associated register settings. Core voltage is fixed at 1.2 V for 300-MHz operation. I/O voltage selection is hardware-defined and must match connected peripheral logic families to ensure signal integrity and avoid damage.
How many independent DMA channels does the AM1802EZCED3 provide, and what peripherals can they serve?
The AM1802EZCED3 integrates the Enhanced Direct Memory Access Controller 3 (EDMA3) with 64 independent DMA channels and 16 quick-DMA channels. These channels service all major peripherals-including EMAC, USB, McASP, UART, SPI, I²C, MMC/SD, and external memory interfaces-enabling zero-CPU-overhead data transfers for real-time streaming and protocol processing.
AM1802EZCED3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- Sitara™
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 300MHz
- Co-Processors/DSP:
- System Control; CP15
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (13x13)
- Additional Interfaces:
- I2C, McASP, SPI, MMC/SD, UART
AM1802EZCED3 FAQ
1.How can I place an order for AM1802EZCED3 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1802EZCED3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1802EZCED3 reliable?
The price and inventory of AM1802EZCED3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1802EZCED3 is usually 5 days.
3.What payment methods are accepted for AM1802EZCED3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1802EZCED3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1802EZCED3?
AM1802EZCED3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1802EZCED3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1802EZCED3?
For technical support, including AM1802EZCED3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1802EZCED3 requirements.
6.How does Aetrix verify that AM1802EZCED3 is sourced from the original manufacturer or authorized distributors?
All AM1802EZCED3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1802EZCED3 meets industry standards.
7.What is the process for return or replacement of AM1802EZCED3?
All AM1802EZCED3 units undergo pre-shipment inspection (PSI). If there is an issue with AM1802EZCED3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1802EZCED3 part is unused and in its original packaging.
Return procedure for AM1802EZCED3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1802EZCED3 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

