Texas Instruments AM1806BZCE4
- Part No.:
- AM1806BZCE4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- -
- Datasheet:
-
AM1806BZCE4.pdf
- Description:
- MICROPROCESSOR, 32 BIT, SITARA,
- Quantity:
- Payment:

- Shipping:

Inventory:3,208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1806BZCE4 from Texas Instruments is a 375-MHz ARM926EJ-S™ RISC microprocessor with integrated DDR2/mDDR memory controller, USB 2.0 OTG with PHY, three UARTs, two McBSps, one McASP, LCD controller, and programmable real-time unit (PRU) subsystem. It operates at 1.2 V core voltage and supports 1.8-V/3.3-V LVCMOS I/Os (excluding USB and DDR2), targeting industrial HMI and embedded control applications requiring deterministic real-time response and OS support.
For engineers reviewing the AM1806BZCE4 datasheet, AM1806BZCE4 pinout, AM1806BZCE4 application, or AM1806BZCE4 equivalent, key selection criteria include ARM926EJ-S clock frequency (375 MHz), 361-ball NFBGA ZCE package (13 mm × 13 mm, 0.65-mm pitch), dual-channel EDMA3 with 64 independent DMA channels, PRUSS for offloading time-critical tasks, and DDR2/mDDR interface supporting up to 256 MB address space.
Technical Context
The AM1806BZCE4 implements a 32-bit ARMv5TEJ instruction set with MMU, 16-KB instruction and 16-KB data caches (VIVT, four-way associative), and 8-KB vector RAM. Its ARM926EJ-S core executes both 32-bit ARM and 16-bit Thumb instructions, enabling trade-offs between performance and code density while supporting Java bytecodes via Jazelle extension.
The peripheral subsystem integrates dedicated controllers including a 16-bit host-port interface (HPI), universal parallel port (uPP) with 8–16-bit programmable data width and START/ENABLE/WAIT signaling, video port interface (VPIF) for BT.656 video capture/display, and three eCAP modules configurable as capture inputs or APWM outputs-enabling precise timing and waveform generation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S, 32-bit RISC, supports ARM/Thumb/Jazelle instruction sets |
| Max Clock Frequency | 375 MHz at 1.2-V core supply; enables real-time Linux or RTOS execution with low latency |
| On-Chip Memory | 16-KB I-Cache + 16-KB D-Cache + 8-KB vector RAM + 64-KB ROM + 128-KB SRAM |
| External Memory Support | DDR2/mDDR (16-bit, 256-MB space), EMIFA for NOR/NAND/SDRAM (128-MB space) |
| USB Interface | USB 2.0 OTG with integrated PHY; supports high/full/low-speed host and client modes |
| Real-Time Subsystem | PRUSS with two 32-bit RISC cores (4-KB IRAM + 512-B RAM each); exportable R30/R31 registers for hardware synchronization |
| I/O Voltage | 1.8-V or 3.3-V LVCMOS (except USB and DDR2 interfaces); simplifies mixed-voltage board design |
Pinout & Package
AM1806BZCE4 uses a 361-ball Pb-free NFBGA package (ZCE suffix), 13.0 mm × 13.0 mm body size, 0.65-mm ball pitch. Ball grid layout follows TI's standard AM1806 pin mapping with multiplexed functions across banks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DVDD3318_C | I/O Power Supply | Supplies 1.8-V/3.3-V logic for non-USB/non-DDR2 peripherals; requires local decoupling |
| VP_CLKOUT2 / MM[TRUNCATED_FOR_EXCEL] | Multiplexed Function Pin | Configurable as PRU1_R30[0], GP6[1], or VP_CLKOUT2; enables PRU-to-peripheral synchronization or clock output |
| VSS | Ground Reference | System ground plane connection; multiple VSS balls required for low-impedance return path |
| NC | No Connect | Unbonded pad; must be left floating or tied to ground per PCB layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| EDMA3 Controller | Two channel controllers, three transfer controllers, 64 independent DMA channels - eliminates CPU overhead for memory-mapped peripheral transfers |
| Programmable Real-Time Unit (PRU) | Two 32-bit RISC cores with 4-KB IRAM and 512-B DRAM each - handles time-critical I/O (e.g., PWM, encoder, GPIO bit-banging) independently of ARM core |
| Video Port Interface (VPIF) | Supports dual 8-bit BT.656 video capture and single 16-bit video display - enables direct connection to CCD/CMOS sensors and LCD panels without external FIFO |
| Universal Parallel Port (uPP) | 8–16-bit bidirectional data width, START/ENABLE/WAIT handshaking - interoperates with FPGAs and high-speed ADCs/DACs without glue logic |
| Memory Protection Units (MPUs) | Two MPU blocks enforce access rights across ARM, PRU, and DMA masters - isolates firmware partitions for safety-critical or multi-tenant applications |
Applications
| Industrial HMI Panel | Medical Data Concentrator |
|---|---|
Use Scenario: Touch-enabled operator interface in PLC-controlled machinery with local data logging and remote diagnostics. IC Role / Device Role / Timing Role: Central applications processor running Linux-based UI stack, managing LCD controller, UARTs for Modbus RTU, and uPP for FPGA-based motion control co-processor. Use Value: Integrated PRUSS offloads real-time motion profiling; DDR2 interface supports fast frame buffer updates; USB OTG enables field firmware updates via flash drive. | Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and temperature data from multiple analog front-ends before wireless transmission. IC Role / Device Role / Timing Role: Main system controller executing real-time signal processing (via ARM NEON), buffering sensor data in on-chip SRAM, and driving SPI-connected ADCs and UART-connected BLE module. Use Value: Three UARTs support simultaneous RS-232 debug, RS-485 sensor bus, and Bluetooth HCI; McASP handles audio alerts; RTC maintains accurate timestamping across power cycles. |
| Building Automation Gateway | Set-Top Box Media Processor |
Use Scenario: Protocol translator bridging BACnet MS/TP, KNX, and Ethernet/IP networks in HVAC control systems. IC Role / Device Role / Timing Role: Dual-role processor: ARM runs protocol stacks and web server; PRUSS manages deterministic timer-driven BACnet token passing and physical layer framing. Use Value: EMIFA supports NOR flash for bootloader and NAND for firmware storage; I²C interfaces connect to environmental sensors; HPI enables optional DSP co-processor expansion. | Use Scenario: Entry-level digital TV receiver decoding MPEG-2/4 streams and rendering GUI overlays on composite or HDMI output. IC Role / Device Role / Timing Role: Applications processor handling demuxing, audio/video decode acceleration (via ARM NEON), and LCD/VPIF video output; USB OTG serves as CI+ conditional access interface. Use Value: LCD controller drives 800×480 panel directly; McASP outputs stereo audio to DAC; DDR2 bandwidth sustains 720p video playback with minimal frame drops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based applications processors.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1808BZCE4 | Same ARM926EJ-S core, 456-MHz max frequency, 1.3-V core supply; identical ZCE package and pinout | Higher throughput for compute-intensive tasks (e.g., video analytics, multi-threaded middleware); increased power consumption | Select when >375-MHz clock headroom is required and thermal/power budget allows 1.3-V operation. |
| AM3352BZCZD | ARM Cortex-A8 core, 1-GHz max, PRU-ICSS instead of PRUSS, different memory map and peripheral register layout | Superior single-thread performance and multimedia acceleration; not pin-compatible; requires full software porting | Choose for new designs needing higher CPU performance and modern toolchain support; not a drop-in replacement. |
Compared with AM1806BZCE4, AM1808BZCE4 offers higher clock speed in identical packaging but demands tighter voltage regulation, while AM3352BZCZD delivers significantly greater computational throughput at the cost of complete hardware and software redesign effort.
Availability
AM1806BZCE4 is available at Aetrix Electronics and suitable for industrial HMI, medical data concentrators, building automation gateways, and set-top box media processors requiring stable component supply over extended product lifecycles.
Supply support for AM1806BZCE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer markets.
The AM1806BZCE4 belongs to TI's Sitara™ ARM processor family, designed specifically for cost-sensitive, low-power embedded applications requiring real-time responsiveness, rich peripheral integration, and long-term availability in industrial environments.
FAQ
What is the maximum operating frequency of the AM1806BZCE4 and its corresponding core voltage?
The AM1806BZCE4 operates at a maximum frequency of 375 MHz with a nominal core supply voltage of 1.2 V. This configuration is specified under recommended operating conditions in the SPRS658F datasheet. The device also supports lower-frequency operation at reduced voltages for dynamic power scaling. The AM1806BZCE4 does not support the 456-MHz mode - that capability is reserved for the AM1806ZWT and AM1808 variants. All timing parameters in the AM1806BZCE4 datasheet are validated at 375 MHz and 1.2 V.
Does the AM1806BZCE4 include an integrated USB PHY, and what speeds does it support?
Yes, the AM1806BZCE4 integrates a full-featured USB 2.0 OTG PHY within the USB0 module. It supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation in both host and client modes. The PHY eliminates the need for external transceivers, reducing BOM count and PCB area. The AM1806BZCE4 USB0 controller complies with the USB 2.0 specification and includes endpoint 0 (control) plus four configurable endpoints (1–4) for bulk, interrupt, or isochronous transfers in both directions.
How many independent DMA channels does the EDMA3 controller in the AM1806BZCE4 provide, and what is its architecture?
The AM1806BZCE4 features an Enhanced Direct Memory Access Controller 3 (EDMA3) with 64 independent DMA channels and 16 quick DMA (QDMA) channels. Its architecture comprises two channel controllers (CCs), three transfer controllers (TCs), and a dedicated interrupt controller. The EDMA3 operates as a switched central resource, enabling zero-wait-state memory-to-peripheral transfers without CPU involvement. This architecture allows concurrent servicing of multiple peripherals - such as McASP, McBSP, and uPP - while maintaining deterministic latency critical for real-time audio and video streaming.
What type of memory interfaces does the AM1806BZCE4 support, and what are their address space limits?
The AM1806BZCE4 supports two primary external memory interfaces: (1) DDR2/mDDR controller with 16-bit bus width and up to 256-MB address space (0xC000_0000–0xCFFF_FFFF), and (2) EMIFA supporting NOR/NAND flash and SDRAM with up to 128-MB address space (0x4000_0000–0x5FFF_FFFF). The DDR2/mDDR interface operates at up to 156 MHz (DDR2) or 150 MHz (mDDR), while EMIFA provides asynchronous timing for legacy peripherals. Both interfaces are fully memory-mapped and accessible via the ARM926EJ-S AHB bus.
Is the AM1806BZCE4 pin-compatible with other members of the AM18xx family, and what package options exist?
The AM1806BZCE4 uses the ZCE package: 361-ball NFBGA, 13.0 mm × 13.0 mm, 0.65-mm pitch. It is pin-compatible with the AM1806ZWT (16.0 mm × 16.0 mm, 0.80-mm pitch) and AM1808BZCE4 (same ZCE footprint), sharing identical ball assignments and electrical characteristics for all common signals. However, it is not compatible with AM1810 or AM335x families due to differing peripheral sets, memory maps, and power requirements. Always verify pin multiplexing configurations using the AM1806 SPRS658F datasheet Section 3.7.
AM1806BZCE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- -
- Number of Cores/Bus Width:
- -
- Speed:
- -
- Co-Processors/DSP:
- -
- RAM Controllers:
- -
- Graphics Acceleration:
- -
- Display & Interface Controllers:
- -
- Ethernet:
- -
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
- Additional Interfaces:
- -
AM1806BZCE4 FAQ
1.How can I place an order for AM1806BZCE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1806BZCE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1806BZCE4 reliable?
The price and inventory of AM1806BZCE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1806BZCE4 is usually 5 days.
3.What payment methods are accepted for AM1806BZCE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1806BZCE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1806BZCE4?
AM1806BZCE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1806BZCE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1806BZCE4?
For technical support, including AM1806BZCE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1806BZCE4 requirements.
6.How does Aetrix verify that AM1806BZCE4 is sourced from the original manufacturer or authorized distributors?
All AM1806BZCE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1806BZCE4 meets industry standards.
7.What is the process for return or replacement of AM1806BZCE4?
All AM1806BZCE4 units undergo pre-shipment inspection (PSI). If there is an issue with AM1806BZCE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1806BZCE4 part is unused and in its original packaging.
Return procedure for AM1806BZCE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1806BZCE4 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

