Texas Instruments AM1806BZWTA3
- Part No.:
- AM1806BZWTA3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
AM1806BZWTA3.pdf
- Description:
- IC MPU SITARA 375MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,046
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1806BZWTA3 from Texas Instruments is a 456-MHz ARM926EJ-S™ RISC microprocessor with integrated DDR2/mDDR memory controller, dual eHRPWM modules, three eCAP peripherals, USB 2.0 OTG with PHY, and programmable real-time unit (PRU) subsystem - deployed in industrial automation controllers requiring deterministic I/O timing, video capture via VPIF, and high-bandwidth parallel interfacing through uPP.
For engineers reviewing the AM1806BZWTA3 datasheet, AM1806BZWTA3 pinout, AM1806BZWTA3 application, or AM1806BZWTA3 equivalent, key selection criteria include its 361-ball 0.80-mm-pitch NFBGA (ZWT) package, 1.3-V core voltage for 456-MHz operation, dual-channel EDMA3 with 64 independent DMA channels, PRUSS support for real-time peripheral offload, and hardware-accelerated multimedia I/O including McASP, McBSP, and VPIF.
Technical Context
The AM1806BZWTA3 implements a 32-bit ARM926EJ-S CPU with MMU, 16-KB instruction and 16-KB data caches, and 8-KB vector RAM - executing ARMv5TEJ instructions in little-endian mode with Jazelle Java acceleration. It integrates a dedicated Power/Sleep Controller (PSC) managing clock gating per subsystem domain, including full EDMA3, PRUSS, and USB0 under individual PSC control.
Its memory subsystem includes a 16-bit DDR2/mDDR controller supporting up to 256-MB address space at 156 MHz, an EMIFA supporting NOR/NAND/SDRAM with 8-/16-bit bus widths, and on-chip 128-KB SRAM. Peripheral interconnect uses AHB buses with arbitration between ARM, EDMA3, and PRUSS masters, while real-time I/O is handled by eHRPWM (with dead-band generation), eCAP (configurable as APWM), and programmable uPP with START/ENABLE/WAIT signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S @ 456 MHz (1.3-V core supply); supports ARM/Thumb/Jazelle execution modes and MMU-based virtual memory management. |
| Memory Interface | 16-bit DDR2/mDDR controller (256-MB space, 156-MHz max); EMIFA with 8-/16-bit async/NOR/NAND/SDRAM support. |
| Real-Time Peripherals | 2 × eHRPWM (6 dual-edge symmetric outputs, dead-band, PWM chopping); 3 × eCAP (4-event timestamp capture or APWM). |
| Serial Interfaces | USB 2.0 OTG with integrated PHY; 3 × UART (16-byte FIFO, RTS/CTS); 2 × McASP (16 serializers, TDM/I²S/DIT); 2 × McBSP. |
| Parallel & Video I/O | uPP (8–16-bit bidirectional, SDR/DDR, START/ENABLE/WAIT controls); VPIF (dual 8-bit SD/BT.656 or single 16-bit video I/O). |
| Package & Power | NFBGA-361 (ZWT), 16 mm × 16 mm, 0.80-mm ball pitch; 1.3-V core / 1.8-V or 3.3-V I/O; commercial temperature grade. |
| On-Chip Memory | 128-KB SRAM; 16-KB I-Cache + 16-KB D-Cache; 8-KB vector RAM; 64-KB ROM (bootloader, peripheral drivers). |
Pinout & Package
AM1806BZWTA3 is housed in a 361-ball Pb-free NFBGA (ZWT suffix) with 0.80-mm ball pitch and 16 mm × 16 mm body size. Pin functions are multiplexed across nine GPIO banks (16 pins each), with dedicated signal groups for DDR2, EMIFA, USB, VPIF, uPP, McASP, and PRUSS interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VP_CLKOUT2 / MM[TRUNCATED_FOR_EXCEL] | Video Port Clock Output / Multiplexed Signal | Configurable as VPIF pixel clock output or alternate PRU/GPIO function; requires external termination for video timing integrity. |
| DVDD3318_C | I/O Supply Rail | Provides 1.8-V or 3.3-V power to LVCMOS I/O banks (excluding DDR2/USB); decoupling required per TI layout guidelines. |
| VSS | Ground Reference | System ground plane connection; multiple VSS balls distributed across package for low-inductance return paths. |
| NC | No Connect | Unbonded pad; must be left floating or tied to ground per PCB design rules - not usable as GPIO or signal. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Real-Time Unit Subsystem (PRUSS) | Two independent 32-bit RISC PRU cores (4-KB IRAM + 512-B DRAM each); enables deterministic <100-ns I/O response without ARM intervention. |
| Enhanced Direct Memory Access (EDMA3) | Dual-channel controller with 64 independent DMA channels and 16 QDMA channels; eliminates CPU overhead for high-throughput peripheral-to-memory transfers. |
| Universal Parallel Port (uPP) | 8–16-bit bidirectional interface with START/ENABLE/WAIT handshaking; supports FPGA co-processing and high-speed ADC/DAC interfacing without protocol translation. |
| Video Port Interface (VPIF) | Dual 8-bit BT.656 capture/display or single 16-bit raw video path; enables embedded vision systems with minimal external glue logic. |
| USB 2.0 OTG with Integrated PHY | Full-speed host/client and high-speed client operation; on-die PHY reduces BOM cost and board area versus discrete transceiver solutions. |
Applications
| Industrial PLC Controller | Medical Imaging Terminal |
|---|---|
Use Scenario: Compact DIN-rail-mounted PLC executing motion control loops with synchronized PWM outputs and encoder feedback capture. IC Role / Device Role / Timing Role: Central applications processor running Linux RTOS, coordinating eHRPWM for servo drive signals and eCAP for quadrature encoder inputs with sub-microsecond timestamp resolution. Use Value: Eliminates need for external FPGA or CPLD by integrating PRUSS for real-time I/O state machines and EDMA3 for deterministic data movement between DDR2 and peripherals. |
Use Scenario: Portable ultrasound or endoscopy display unit acquiring and rendering real-time video streams from analog front-end sensors. IC Role / Device Role / Timing Role: Video processing hub using VPIF for BT.656 video capture, McASP for audio synchronization, and uPP for direct FPGA-based beamforming acceleration. Use Value: Single-chip integration of video input, parallel data offload, and ARM-based UI rendering reduces latency and component count versus multi-chip architectures. |
| Building Automation Gateway | Set-Top Box Media Processor |
Use Scenario: IP-connected HVAC or lighting controller aggregating Modbus, BACnet, and KNX traffic across wired/wireless interfaces. IC Role / Device Role / Timing Role: Protocol gateway processor leveraging three UARTs with modem control, two I²C buses for sensor management, and USB OTG for field service diagnostics. Use Value: Hardware-assisted EDMA3 and PRUSS enable concurrent protocol stack execution without CPU starvation, ensuring deterministic response to building system alarms. |
Use Scenario: Cost-sensitive HD media player decoding MPEG-2/4 and rendering graphics on HDMI or LCD panels. IC Role / Device Role / Timing Role: Multimedia applications processor driving LCD controller, McASP for stereo audio, and USB for content loading - all managed by Linux kernel drivers. Use Value: Integrated DDR2 controller and 128-KB on-chip SRAM reduce external memory bandwidth pressure during video decode and UI compositing operations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM9-based applications processors.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1808BZWTA3 | Same ZWT package and pinout; adds 128-MB SDRAM interface (EMIFA) and enhanced security features (AES, SHA, RNG). | Better suited for secure boot and encrypted firmware storage in regulated medical or industrial deployments. | Select AM1808BZWTA3 when cryptographic acceleration or extended memory addressing beyond DDR2 is required. |
| AM1707BZWT3 | Lower 300-MHz ARM926EJ-S; no DDR2/mDDR controller; retains EMIFA, USB OTG, McASP, and PRUSS but with reduced cache (16-KB I/D) and no VPIF. | Targeted at cost-constrained human-machine interfaces (HMIs) without video I/O or high-speed memory bandwidth needs. | Choose AM1707BZWT3 for non-video applications where 300-MHz performance and legacy SDRAM/NAND suffice. |
Compared with AM1806BZWTA3, AM1808BZWTA3 extends security and memory flexibility while maintaining identical real-time I/O capabilities, whereas AM1707BZWT3 trades DDR2 bandwidth and video support for lower power and cost - making AM1806BZWTA3 the optimal balance for video-capable industrial edge devices requiring deterministic PRU-driven control.
Availability
AM1806BZWTA3 is available at Aetrix Electronics and suitable for industrial automation gateways, medical imaging terminals, building management systems, and set-top box designs requiring stable component supply across multi-year production cycles.
Supply support for AM1806BZWTA3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer applications.
The AM1806BZWTA3 belongs to TI's Sitara™ ARM processor family, designed specifically for cost-sensitive, real-time embedded applications requiring rich peripheral integration, deterministic I/O, and Linux-capable processing - targeting industrial HMI, medical edge devices, and video-enabled gateways.
FAQ
What is the maximum operating frequency of the AM1806BZWTA3 and what voltage is required?
The AM1806BZWTA3 operates at a maximum frequency of 456 MHz, which requires a nominal 1.3-V core supply voltage. This rating is specified under recommended operating conditions and validated across the commercial temperature range. The device also supports a 375-MHz configuration at 1.2 V, but AM1806BZWTA3 is the 456-MHz variant. Voltage tolerance and sequencing requirements are detailed in Section 5.3 of the SPRS658F datasheet.
Does the AM1806BZWTA3 include an integrated DDR2 memory controller, and what are its key capabilities?
Yes, the AM1806BZWTA3 includes a dedicated 16-bit DDR2/mDDR memory controller supporting up to 256-MB address space at 156 MHz. It handles command scheduling, refresh management, and burst-length configuration autonomously. The controller supports both DDR2 SDRAM and Mobile DDR, with configurable timing parameters accessible via memory-mapped registers at 0xB000_0000. This eliminates the need for external memory controller logic when interfacing with standard DDR2 components.
How does the PRU subsystem in the AM1806BZWTA3 enhance real-time performance compared to software-only ARM execution?
The AM1806BZWTA3 integrates a Programmable Real-Time Unit Subsystem (PRUSS) with two independent 32-bit RISC cores, each with 4-KB instruction RAM and 512-B data RAM. These PRUs execute deterministic code outside the ARM domain, enabling sub-100-ns GPIO toggling, precise PWM edge placement, and hardware-synchronized capture - all without ARM interrupt latency or OS scheduling delays. This makes AM1806BZWTA3 suitable for time-critical tasks like motor commutation or encoder sampling that cannot tolerate Linux kernel jitter.
Can the AM1806BZWTA3 support video input and output simultaneously, and which interfaces are used?
Yes, the AM1806BZWTA3 supports simultaneous video input and output via its Video Port Interface (VPIF). It provides two independent 8-bit BT.656 video capture channels and two 8-bit BT.656 display channels - or alternatively, one 16-bit raw video path for either capture or display. VPIF operates independently of the LCD controller and is memory-mapped at 0x01E1_7000, allowing concurrent use with McASP audio and uPP FPGA offload in embedded vision applications.
What packaging and thermal specifications apply to the AM1806BZWTA3?
The AM1806BZWTA3 uses a 361-ball Pb-free NFBGA package (ZWT suffix) with 0.80-mm ball pitch and 16 mm × 16 mm body size. Its thermal resistance (θJA) is 27.3°C/W under JEDEC JESD51-7 conditions with a 4-layer board. The device is rated for commercial temperature operation (0°C to 90°C junction), and thermal vias beneath the exposed die pad are mandatory per TI's PCB layout guidelines in Section 8.2 of SPRS658F.
AM1806BZWTA3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 375MHz
- Co-Processors/DSP:
- System Control; CP15
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (16x16)
- Additional Interfaces:
- I2C, McASP, McBSP, SPI, MMC/SD, UART
AM1806BZWTA3 FAQ
1.How can I place an order for AM1806BZWTA3 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1806BZWTA3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1806BZWTA3 reliable?
The price and inventory of AM1806BZWTA3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1806BZWTA3 is usually 5 days.
3.What payment methods are accepted for AM1806BZWTA3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1806BZWTA3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1806BZWTA3?
AM1806BZWTA3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1806BZWTA3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1806BZWTA3?
For technical support, including AM1806BZWTA3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1806BZWTA3 requirements.
6.How does Aetrix verify that AM1806BZWTA3 is sourced from the original manufacturer or authorized distributors?
All AM1806BZWTA3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1806BZWTA3 meets industry standards.
7.What is the process for return or replacement of AM1806BZWTA3?
All AM1806BZWTA3 units undergo pre-shipment inspection (PSI). If there is an issue with AM1806BZWTA3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1806BZWTA3 part is unused and in its original packaging.
Return procedure for AM1806BZWTA3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1806BZWTA3 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

