My Inquiry
My Account
Texas Instruments AM1806EZCED4
- Part No.:
- AM1806EZCED4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
AM1806EZCED4.pdf
- Description:
- IC MPU SITARA 456MHZ 361NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,045
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1806EZCED4 from Texas Instruments is a 375-MHz ARM926EJ-S™ RISC microprocessor with integrated DDR2/mDDR memory controller, dual eHRPWM modules, three eCAP peripherals, USB 2.0 OTG with PHY, and PRU subsystem for real-time I/O offload - deployed in industrial HMIs, medical data concentrators, and building automation gateways.
For engineers reviewing the AM1806EZCED4 datasheet, AM1806EZCED4 pinout, AM1806EZCED4 application, or AM1806EZCED4 equivalent, key selection criteria include ARM926EJ-S core frequency (375 MHz @ 1.2 V), 16-bit DDR2 interface supporting up to 256 MB, 361-ball NFBGA ZCE package (13 mm × 13 mm, 0.65-mm pitch), and PRUSS-based deterministic peripheral control.
Technical Context
The AM1806EZCED4 implements a 32-bit ARM926EJ-S core with MMU, 16 KB instruction and 16 KB data caches, and 8 KB vector RAM - enabling full Linux/RTOS execution. Its EDMA3 engine features two channel controllers, three transfer controllers, and 64 independent DMA channels for zero-CPU-overhead peripheral data movement.
Peripheral integration includes a 16-bit DDR2/mDDR controller (up to 156 MHz), EMIFA supporting NOR/NAND/SDRAM, USB 2.0 OTG with on-chip PHY, and programmable real-time units (PRUs) with dedicated 4 KB IRAM and 512 B DRAM per core - allowing time-critical tasks like encoder interfacing or PWM synchronization without ARM intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S, 32-bit RISC, supports ARM/Thumb/Java bytecodes, with MMU and VIVT caches |
| Max Clock Frequency | 375 MHz at 1.2 V core supply - defines real-time throughput ceiling for Linux-based applications |
| Memory Interfaces | 16-bit DDR2/mDDR controller (256 MB address space); EMIFA for 8/16-bit NOR/NAND/SDRAM |
| USB Interface | USB 2.0 OTG port with integrated PHY - enables host/client operation without external transceiver |
| Real-Time Units | Two PRU cores, each with 4 KB IRAM + 512 B DRAM - execute deterministic I/O tasks independently of ARM |
| Timers & PWM | Three 64-bit general-purpose timers; two eHRPWMs with dead-band generation and trip-zone inputs |
| Package | NFBGA-361 (ZCE suffix), 13.0 mm × 13.0 mm, 0.65-mm ball pitch - compatible with standard BGA reflow profiles |
Pinout & Package
AM1806EZCED4 uses a 361-ball Pb-free plastic ball grid array (PBGA) package with ZCE suffix, 13.0 mm × 13.0 mm body size and 0.65-mm ball pitch. Pin functions are multiplexed across nine GPIO banks, USB, DDR2, EMIFA, and PRU-specific signals including PRU1_R30[0] and PRU1_R31[1]. Ball assignments follow TI's standardized AM1806 ZCE layout per SPRS658F Section 3.5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VP_CLKOUT2 / MM[TRUNCATED_FOR_EXCEL] | Multi-function ball (PRU1_R30[0], GP6[1]) | Configurable as PRU register export or general-purpose I/O - enables direct PRU state visibility to external logic |
| DVDD3318_C | I/O power supply | 1.8-V or 3.3-V LVCMOS domain supply - powers all non-USB/non-DDR2 I/O banks |
| VSS | Ground reference | System ground plane connection - required for signal integrity and EMI compliance in high-speed digital layouts |
| NC | No-connect ball | Unbonded pad - must be left unpopulated on PCB; no routing or thermal relief required |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Real-Time Unit Subsystem (PRUSS) | Two independent 32-bit RISC PRU cores with dedicated memory - enables sub-microsecond response for encoder counting or GPIO bit-banging |
| Enhanced Direct Memory Access (EDMA3) | 64-channel DMA with 2 channel controllers and 3 transfer controllers - eliminates CPU load during high-bandwidth peripheral transfers |
| USB 2.0 OTG with Integrated PHY | Single-port USB controller supporting high/full/low-speed host and client modes - reduces BOM cost and board area vs discrete PHY solutions |
| DDR2/mDDR Memory Controller | 16-bit bus, up to 156 MHz DDR2 clock - delivers >1.2 GB/s memory bandwidth for video or multi-threaded OS workloads |
| Universal Parallel Port (uPP) | 8–16-bit bidirectional parallel interface with START/ENABLE/WAIT controls - interfaces directly to FPGAs or ADC/DACs without glue logic |
Applications
| Industrial HMI Gateway | Medical Data Concentrator |
|---|---|
Use Scenario: Standalone panel PC aggregating Modbus RTU sensors, CAN bus diagnostics, and local display output via LCD controller. IC Role / Device Role / Timing Role: Central applications processor executing embedded Linux, managing USB-connected peripherals, and synchronizing PRU-driven real-time I/O sampling. Use Value: Single-chip integration of ARM926EJ-S, DDR2, USB OTG, and PRUSS eliminates external FPGA or ASIC for protocol bridging and timing-critical sensor polling. |
Use Scenario: Portable vital-signs aggregator collecting ECG, SpO₂, and temperature data from analog front-ends and transmitting via USB or SD card. IC Role / Device Role / Timing Role: Host processor running real-time OS, coordinating McASP audio capture, eHRPWM-controlled LED drivers, and secure SDIO data logging. Use Value: On-chip 128 KB RAM and dual eHRPWMs enable simultaneous analog waveform buffering and optical pulse modulation without external memory or timing ICs. |
| Building Automation Controller | Set-Top Box Media Processor |
Use Scenario: DIN-rail-mounted HVAC controller interfacing with RS-485 BACnet MSTP networks, analog temperature inputs, and relay outputs. IC Role / Device Role / Timing Role: Deterministic I/O handler using PRUSS for BACnet bit-level timing, UARTs for serial comms, and eCAP for precise zero-crossing detection. Use Value: PRU export registers (e.g., PRU1_R30[0]) allow external logic to monitor internal PRU state - critical for safety-certified control loops. |
Use Scenario: Low-cost HD media player decoding MPEG-4/AVC streams, driving HDMI via external bridge, and supporting USB mass storage playback. IC Role / Device Role / Timing Role: Applications processor managing video decode acceleration (via software libraries), uPP-connected video DACs, and USB 2.0 OTG host for external drives. Use Value: 375-MHz ARM926EJ-S with 16 KB I/D caches provides sufficient MIPS for software-based video decode while maintaining low power (<500 mW typical active). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM9-based applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1808ZCED4 | 456-MHz ARM926EJ-S core (1.3 V), identical ZCE package and peripheral set | Higher compute throughput for demanding multimedia or multi-threaded workloads | Select AM1808ZCED4 when sustained >375 MHz operation is required and thermal budget allows 1.3 V core voltage. |
| AM1810ZCED4 | Adds 128 KB on-chip SRAM (vs 128 KB shared RAM in AM1806), same core/peripherals/ZCE package | Better deterministic latency for real-time control where cache misses must be avoided | Choose AM1810ZCED4 for hard real-time applications requiring guaranteed memory access timing, such as motor control safety monitors. |
Compared with AM1806EZCED4, AM1808ZCED4 trades higher clock speed for increased voltage and power, while AM1810ZCED4 adds dedicated SRAM to reduce cache-dependent jitter - both retain pin-to-pin compatibility and identical peripheral feature sets.
Availability
AM1806EZCED4 is available at Aetrix Electronics and suitable for industrial HMIs, medical data concentrators, and building automation controllers requiring stable component supply over extended product lifecycles.
Supply support for AM1806EZCED4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in industrial, automotive, and communications markets.
The AM1806 belongs to TI's Sitara™ ARM processor family, designed for cost-sensitive, low-power applications requiring rich OS support, real-time I/O flexibility, and integrated memory controllers - targeting industrial and medical edge devices.
FAQ
What is the core voltage requirement for AM1806EZCED4?
The AM1806EZCED4 operates at 1.2 V nominal core supply for its 375-MHz configuration. This voltage is specified in the Recommended Operating Conditions table of SPRS658F. The device requires tightly regulated DVDD12 supply with ±3% tolerance and low-noise decoupling per TI's power design guidelines. AM1806EZCED4 does not support dynamic voltage scaling - core voltage remains fixed during operation.
Does AM1806EZCED4 support DDR2 memory at 256 MB capacity?
Yes, AM1806EZCED4 supports up to 256 MB of addressable DDR2 SDRAM using its 16-bit DDR2/mDDR memory controller. This is confirmed in Section 1.1 Features and Table 3-1 of SPRS658F. The controller supports DDR2-312 (156 MHz clock) and includes configurable timing parameters for JEDEC-compliant modules. AM1806EZCED4 does not support LPDDR2 or DDR3.
Can AM1806EZCED4 run Linux distributions like Ångström or Debian?
Yes, AM1806EZCED4 is fully supported by TI's Linux SDK and community BSPs for Ångström and Debian. Its ARM926EJ-S core with MMU, 16 KB I/D caches, and 128 KB on-chip RAM meets minimum requirements for lightweight Linux kernels. Boot is typically handled via SPI flash or NAND, and root filesystems reside on SD/MMC or network storage. AM1806EZCED4 has been validated with kernel versions 2.6.37 through 3.2.
How many UART interfaces does AM1806EZCED4 provide, and what are their capabilities?
AM1806EZCED4 integrates three 16550-type UART modules, each supporting modem control signals (RTS/CTS), 16-byte FIFOs, and 16× or 13× oversampling. All three UARTs are accessible via multiplexed pins and support standard baud rates up to 3 Mbps. UART0 is commonly used for debug console, while UART1/UART2 serve industrial protocols like Modbus RTU. AM1806EZCED4 does not include hardware flow control arbitration logic - external GPIO may be needed for RTS/CTS handshaking in multi-drop systems.
Is the PRU subsystem in AM1806EZCED4 accessible for custom firmware development?
Yes, the PRU subsystem in AM1806EZCED4 is fully programmable using TI's PRU C compiler and assembly toolchain. Each PRU core has 4 KB instruction RAM and 512 bytes data RAM, with register R30 exported externally (e.g., PRU1_R30[0]). Development is supported by the PRU Software Support Package (PRU-SSP) and example projects for GPIO bit-banging, PWM generation, and encoder quadrature decoding. AM1806EZCED4 PRUSS is identical to that in AM1808/AM1810, ensuring firmware portability.
AM1806EZCED4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- System Control; CP15
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (13x13)
- Additional Interfaces:
- I2C, McASP, McBSP, SPI, MMC/SD, UART
AM1806EZCED4 FAQ
1.How can I place an order for AM1806EZCED4 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1806EZCED4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1806EZCED4 reliable?
The price and inventory of AM1806EZCED4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1806EZCED4 is usually 5 days.
3.What payment methods are accepted for AM1806EZCED4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1806EZCED4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1806EZCED4?
AM1806EZCED4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1806EZCED4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1806EZCED4?
For technical support, including AM1806EZCED4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1806EZCED4 requirements.
6.How does Aetrix verify that AM1806EZCED4 is sourced from the original manufacturer or authorized distributors?
All AM1806EZCED4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1806EZCED4 meets industry standards.
7.What is the process for return or replacement of AM1806EZCED4?
All AM1806EZCED4 units undergo pre-shipment inspection (PSI). If there is an issue with AM1806EZCED4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1806EZCED4 part is unused and in its original packaging.
Return procedure for AM1806EZCED4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1806EZCED4 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
