Texas Instruments AM1806EZWT4
- Part No.:
- AM1806EZWT4
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 361-LFBGA
- Datasheet:
-
AM1806EZWT4.pdf
- Description:
- IC MPU SITARA 456MHZ 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,156
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM1806EZWT4 from Texas Instruments is a 375-MHz or 456-MHz ARM926EJ-S™ RISC microprocessor with integrated DDR2/mDDR memory controller, USB 2.0 OTG with PHY, three UARTs, two McBSps, one McASP, LCD controller, uPP, VPIF, PRUSS dual-core subsystem, and 168KB on-chip RAM. It targets embedded industrial and multimedia applications requiring real-time I/O control and OS support.
For engineers reviewing the AM1806EZWT4 datasheet, AM1806EZWT4 pinout, AM1806EZWT4 application, or AM1806EZWT4 equivalent, this page delivers verified technical context, validated package mapping (361-ball NFBGA, 16 mm × 16 mm, 0.80-mm pitch), confirmed peripheral register layout, and precise alternative selection guidance for industrial automation, medical devices, and set-top box designs.
Technical Context
The AM1806EZWT4 implements an ARM926EJ-S core with MMU, 16KB instruction and 16KB data caches, 8KB vector RAM, and 64KB ROM. Its subsystem integrates CP15, ETB (4KB), write buffer, and AHB interfaces to external memory and peripherals.
Peripheral connectivity includes EMIFA supporting NOR/NAND/SDRAM, DDR2/mDDR controller (16-bit bus, up to 156 MHz), EDMA3 with 64 independent DMA channels and 16 QDMA channels, and programmable real-time units (PRUSS) with two 32-bit RISC cores-each with 4KB IRAM and 512B DRAM-exporting R30/R31 registers for hardware synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S 32-bit RISC with ARMv5TEJ instruction set, Jazelle Java acceleration, and little-endian operation. |
| Clock Frequency | 375 MHz at 1.2 V or 456 MHz at 1.3 V - defines maximum deterministic instruction throughput and real-time latency bounds. |
| On-Chip Memory | 168KB SRAM (including 128KB general-purpose + 8KB vector table + 64KB ROM) - enables boot code execution and critical ISR handling without external memory access. |
| External Memory Support | DDR2/mDDR (16-bit, 256-MB address space), EMIFA with 16-bit SDRAM/NOR/NAND - provides flexible, high-bandwidth memory expansion for Linux-capable systems. |
| USB Interface | USB 2.0 OTG with integrated PHY, supporting host (high/full/low-speed) and device (high/full-speed) modes - eliminates need for external transceiver in portable or peripheral-attached designs. |
| Real-Time Subsystem | PRUSS with two independent 32-bit RISC cores, each with 4KB IRAM and 512B DRAM - offloads time-critical I/O (e.g., PWM capture, encoder counting) from ARM core. |
| Serial Interfaces | Three 16550-type UARTs (16-byte FIFO, modem control), two McBSps, one McASP (16 serializers, TDM/I2S/DIT), two SPIs - supports multi-protocol audio, telecom, and sensor communication stacks. |
Pinout & Package
AM1806EZWT4 uses a 361-ball NFBGA package (ZWT suffix), 16.00 mm × 16.00 mm body size, 0.80-mm ball pitch, RoHS-compliant Pb-free construction. Pin functions are multiplexed across 9 banks of GPIO and dedicated peripheral signals; full assignment requires reference to Table 3-7 (Pin Assignments) and Table 3-37 (Terminal Functions) in SPRS658F.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VP_CLKOUT2 / PRU1_R30[0] / GP6[1] | Programmable clock output / PRU1 register export / GPIO | Enables hardware synchronization between PRU core and external logic via R30 bit 0; configurable as clock source or general-purpose signal. |
| USB0_VDDA12 | Analog supply for USB PHY | Requires 0.22-μF local decoupling capacitor - ensures stable high-speed USB signaling integrity and ESD immunity compliance. |
| DVDD3318_C | I/O supply rail (1.8 V or 3.3 V) | Configurable voltage domain for LVCMOS I/Os (excluding USB/DDR2) - allows mixed-voltage system interfacing with legacy or low-power peripherals. |
| NC | No-connect ball | Internally unused; must be left unconnected on PCB - prevents unintended coupling or thermal stress in high-density layouts. |
Key Features
| Feature | Design Value |
|---|---|
| EDMA3 Architecture | Two channel controllers, three transfer controllers, and dedicated interrupt/switched central resource - enables zero-CPU-overhead data movement between peripherals and memory with precise burst-size programming. |
| uPP Interface | 8–16-bit programmable data width per channel, single/dual-data-rate transfers, START/ENABLE/WAIT controls - directly interfaces FPGA-based video processors or high-speed ADC/DACs without glue logic. |
| VPIF Video I/O | Two 8-bit BT.656 capture/display channels or single 16-bit raw video path (8/10/12-bit) - supports standard-definition video acquisition and overlay in medical imaging or surveillance systems. |
| eHRPWM + eCAP | Two enhanced HRPWM modules (6 symmetric/dual-edge outputs, dead-band generation) and three eCAP modules (four-event timestamp capture) - enables motor control, digital power conversion, and encoder feedback with sub-microsecond timing resolution. |
| Memory Protection Units | Two MPU blocks enforcing region-based access permissions - isolates ARM, PRUSS, and DMA masters to prevent firmware corruption and enable secure multi-tasking OS environments. |
Applications
| Industrial Automation Controller | Medical Imaging Terminal |
|---|---|
Use Scenario: Programmable logic controller (PLC) edge node performing motion control, analog I/O scanning, and HMI rendering. IC Role / Device Role / Timing Role: Central applications processor executing Linux RT kernel, managing EtherCAT slave stack, and synchronizing eHRPWM/eCAP for servo drive timing. Use Value: Integrated PRUSS handles deterministic I/O (encoder capture, PWM update) at <1-μs jitter while ARM runs supervisory software - eliminates dual-processor complexity and inter-chip latency. |
Use Scenario: Portable ultrasound or patient monitor with real-time video overlay, touch interface, and sensor fusion. IC Role / Device Role / Timing Role: Main SoC coordinating VPIF video capture, McASP audio streaming, LCD controller display, and USB device-mode data export. Use Value: Single-chip integration of BT.656 video input, 16-bit audio I2S, and high-resolution LCD reduces BOM count and board area by >40% versus discrete controller + bridge solutions. |
| Set-Top Box Media Processor | Building Automation Gateway |
Use Scenario: HD IPTV decoder with HDMI output, conditional access, and remote UI rendering. IC Role / Device Role / Timing Role: Applications processor running Android TV or Yocto Linux, driving LCD/uPP-connected FPGA for video scaling, and managing USB OTG for peripheral dongles. Use Value: DDR2 controller bandwidth (up to 156 MHz) and 128MB address space support 1080p video decode buffers and OS memory footprint without external memory bottlenecks. |
Use Scenario: Smart HVAC or lighting gateway aggregating Modbus, BACnet MS/TP, and KNX traffic over RS-485 and Ethernet. IC Role / Device Role / Timing Role: Protocol translation hub using UARTs for serial fieldbus, McASP for audio alarm output, and PRUSS for bit-banged legacy bus timing. Use Value: Three UARTs with hardware flow control (RTS/CTS) and 16-byte FIFOs ensure reliable multi-drop serial communication at 115.2 kbps across noisy building wiring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM9-based applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM1808ZWT | Same ZWT package and pinout; higher 456-MHz max CPU frequency and 256MB DDR2 address space vs. AM1806EZWT4's 128MB. | Targeted at higher-throughput media decoding and larger OS footprints where sustained 456-MHz operation is required. | Select AM1808ZWT when application demands >375-MHz deterministic performance or >128MB DDR2 memory addressing. |
| AM1707ZCE | ZCE package (13 mm × 13 mm, 0.65-mm pitch); identical ARM926EJ-S core but lacks DDR2/mDDR controller, PRUSS, VPIF, and uPP - retains EMIFA, USB OTG, and McASP. | Suitable for cost-sensitive industrial HMI or data concentrator designs where DDR2 bandwidth and parallel video I/O are unnecessary. | Choose AM1707ZCE for compact footprint and lower BOM cost where DDR2, PRUSS, and video interfaces are not required. |
Compared with AM1806EZWT4, AM1808ZWT offers higher clock headroom and memory addressing for demanding multimedia workloads, while AM1707ZCE trades DDR2/PRUSS/video capability for smaller size and lower cost - enabling scalable platform design across performance tiers.
Availability
AM1806EZWT4 is available at Aetrix Electronics and suitable for industrial automation controllers, medical imaging terminals, and set-top box media processors requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for AM1806EZWT4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and wireless technologies, with decades of leadership in industrial and automotive-grade microprocessors.
The AM1806EZWT4 belongs to TI's Sitara™ ARM processor family, designed specifically for cost-sensitive, low-power embedded applications requiring rich peripheral integration, real-time I/O control, and Linux/RTOS compatibility.
FAQ
What is the maximum operating frequency of the AM1806EZWT4?
The AM1806EZWT4 operates at 375 MHz when supplied with 1.2 V to the core, or 456 MHz at 1.3 V. These frequencies are specified under recommended operating conditions in SPRS658F Section 5.3 and define the upper bound for deterministic instruction execution and peripheral timing budgets in real-time applications.
Does the AM1806EZWT4 include an integrated memory controller for DDR2 or mobile DDR?
Yes, the AM1806EZWT4 integrates a DDR2/mDDR memory controller supporting 16-bit bus width, up to 156 MHz DDR2 or 150 MHz mDDR operation, and 256-MB address space. This controller is distinct from the EMIFA and enables high-bandwidth, low-latency access to external synchronous memory without external PHY or controller ICs.
How many UART interfaces does the AM1806EZWT4 provide, and what features do they support?
The AM1806EZWT4 includes three fully independent 16550-type UART modules, each with RTS/CTS hardware flow control, 16-byte FIFO, and 16× or 13× oversampling. These UARTs support standard serial communication for debugging, fieldbus gateways, and sensor telemetry in industrial and medical systems.
What is the role of the PRUSS in the AM1806EZWT4, and how is it accessed?
The PRUSS in the AM1806EZWT4 consists of two independent 32-bit RISC cores (PRU0/PRU1), each with 4KB IRAM and 512B DRAM. It is accessed via memory-mapped registers at 0x0000_0000–0x0000_0FFF and exports R30/R31 for hardware synchronization. PRUSS offloads time-critical tasks like PWM generation, encoder counting, and protocol bit-banging from the ARM core.
Is the AM1806EZWT4 pin-compatible with other members of the AM18xx family?
AM1806EZWT4 shares the same 361-ball ZWT package and pinout with AM1808ZWT, enabling drop-in replacement where higher clock speed or DDR2 address space is needed. However, it is not pin-compatible with ZCE-package variants (e.g., AM1806ZCE) due to differing ball pitch and mechanical dimensions.
AM1806EZWT4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 361-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 456MHz
- Co-Processors/DSP:
- System Control; CP15
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (16x16)
- Additional Interfaces:
- I2C, McASP, McBSP, SPI, MMC/SD, UART
AM1806EZWT4 FAQ
1.How can I place an order for AM1806EZWT4 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM1806EZWT4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM1806EZWT4 reliable?
The price and inventory of AM1806EZWT4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM1806EZWT4 is usually 5 days.
3.What payment methods are accepted for AM1806EZWT4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM1806EZWT4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM1806EZWT4?
AM1806EZWT4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM1806EZWT4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM1806EZWT4?
For technical support, including AM1806EZWT4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM1806EZWT4 requirements.
6.How does Aetrix verify that AM1806EZWT4 is sourced from the original manufacturer or authorized distributors?
All AM1806EZWT4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM1806EZWT4 meets industry standards.
7.What is the process for return or replacement of AM1806EZWT4?
All AM1806EZWT4 units undergo pre-shipment inspection (PSI). If there is an issue with AM1806EZWT4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM1806EZWT4 part is unused and in its original packaging.
Return procedure for AM1806EZWT4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM1806EZWT4 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

