My Inquiry
My Account
Texas Instruments AM2631CNDGHMZCZRQ1
- Part No.:
- AM2631CNDGHMZCZRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 324-LFBGA
- Datasheet:
-
AM2631CNDGHMZCZRQ1.pdf
- Description:
- IC MCU 32BIT 256KB TCM 324LFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM2631CNDGHMZCZRQ1 from Texas Instruments is a single-core Arm® Cortex®-R5F real-time microcontroller operating at up to 400MHz, featuring 2MB on-chip SRAM with ECC, 128KB TCM with ECC, and integrated PRU-ICSS for industrial Ethernet protocols. It delivers deterministic control for motor drives and power converters in automotive traction inverters and onboard chargers.
For engineers reviewing the AM2631CNDGHMZCZRQ1 datasheet, AM2631CNDGHMZCZRQ1 pinout, AM2631CNDGHMZCZRQ1 application, or AM2631CNDGHMZCZRQ1 equivalent, this page provides verified core count, functional safety certification (ASIL-D), CAN-FD interface count, ADC configuration (3×6-channel SAR), and PRU-ICSS availability - all confirmed for this exact Q1-grade ZCZ package variant.
Technical Context
The AM2631CNDGHMZCZRQ1 implements a single Arm® Cortex®-R5F core with lockstep-capable cluster architecture, 16KB I-cache + 16KB D-cache + 64KB TCM per core, and hardware-enforced root-of-trust via HSM-enabled secure boot. Its real-time subsystem includes 32x eHRPWM modules, 5x eCAP, 2x eQEP, and 1x 12-bit DAC for closed-loop digital power control.
Functional safety is architecturally embedded: ESM with SAFETY_ERRORn pin, BIST and fault-injection for CPU and OCSRAM, runtime voltage/temperature monitoring, and windowed watchdogs. It supports ISO 26262 ASIL-D and IEC 61508 SIL-3 certified operation in automotive and industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Single Arm® Cortex®-R5F core, 400MHz max clock, lockstep-capable cluster |
| On-Chip Memory | 2MB OCSRAM with ECC; 128KB TCM with ECC; no external RAM required for real-time control loops |
| ADC Configuration | 3×6-input 12-bit SAR ADCs, up to 4MSPS total, with configurable S+H and PPB post-processing |
| Industrial Connectivity | PRU-ICSS present; supports EtherCAT®, PROFINET®, Ethernet/IP™ via firmware; 4× MCAN with CAN-FD |
| Functional Safety | ISO 26262 ASIL-D and IEC 61508 SIL-3 certified; ESM, BIST, runtime diagnostics, and hardware firewalls |
| Package & Qualification | 324-pin ZCZ nFBGA (15.0mm × 15.0mm, 0.8mm pitch); AEC-Q100 Grade 0 (–40°C to +125°C) |
| Security Features | HSM with Auto SHE 1.1/EVITA; AES-128/192/256, SHA2-256/384/512, PKA, DRBG, and OTP eFUSE key storage |
Pinout & Package
AM2631CNDGHMZCZRQ1 uses a 324-ball nFBGA (ZCZ package) with 15.0mm × 15.0mm footprint and 0.8mm ball pitch. Pin functions include dedicated RGMII, MCAN, UART, SPI, I2C, ADC, PWM, EQEP, and PRU GPIO signals across the grid. Power domains (VDD, VSS, VDDS33, VDDS18, VDDA33, VDDA18, VSSA) and critical safety pins (SAFETY_ERRORn, PORz, WARMRSTn) are distributed per TI's ZCZ pin diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Ball A1 | VSS | Dedicated ground reference for analog and digital domains; decoupling required per TI layout guidelines |
| Ball B2 | PR0_PRU0_GPIO0 | General-purpose I/O from PRU-ICSS subsystem; supports eGPO/eGPI with sub-microsecond latency |
| Ball C3 | MCAN0_RX | High-speed CAN-FD receive input; supports data rates up to 5Mbps with built-in protocol engine |
| Ball D4 | ADC0_AIN0 | Analog input channel 0 for ADC0; routed through internal XBAR for flexible signal routing |
| Ball E5 | EPWM0_A | Primary output of enhanced PWM module 0; supports high-resolution dead-time insertion and trip-zone protection |
| Ball F6 | RGMII1_RXC | Receive clock input for Gigabit Ethernet PHY interface; requires matched trace length for timing compliance |
| Ball G7 | SAFETY_ERRORn | Active-low error signaling pin from Error Signaling Module; asserts on uncorrectable ECC or safety violation |
| Ball H8 | PORz | Power-on reset input; latches bootstrap configuration during power-up sequence |
Key Features
| Feature | Design Value |
|---|---|
| Real-Time Control Subsystem (CONTROLSS) | Integrates 32x eHRPWM, 5x eCAP, 2x eQEP, 1x 12-bit DAC, and 10x comparators for deterministic motor/power loop execution |
| PRU-ICSS Industrial Communication | Dual-PRU subsystem with 20-channel eGPI/eGPO, MDIO, IEP, and shared RAM enables EtherCAT®/PROFINET® stack offload without CPU intervention |
| Functional Safety Architecture | ESM, lockstep-capable R5F cluster, ECC on all on-chip memories, BIST, and runtime diagnostics meet ASIL-D/SIL-3 requirements |
| Secure Boot & Cryptographic Acceleration | HSM enforces authenticated boot with anti-rollback; AES/SHA/PKA/DRBG cores accelerate TLS, firmware signing, and key management |
| Analog Sensing Flexibility | 3×6-channel ADC with XBAR-triggered SOC, user-defined S+H, and PPB for real-time filtering and threshold detection |
Applications
| Motor Drive Control | Automotive Onboard Charger |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM/IM motors in EV traction inverters. IC Role / Device Role / Timing Role: Real-time controller executing PWM generation, current sensing, and position feedback at ≤10μs loop intervals. Use Value: 32x eHRPWM with extended resolution and 5x eCAP enable precise phase current sampling and rotor position capture within tight timing budgets. |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11kW–22kW automotive OBC units. IC Role / Device Role / Timing Role: Primary MCU managing rectifier control, isolation monitoring, thermal regulation, and CAN-FD communication with vehicle network. Use Value: Integrated 4× MCAN with CAN-FD and ASIL-D safety certification ensure robust, high-bandwidth communication with battery management and charging station. |
| Solar Energy Inverter | Battery Management System (BMS) Domain Controller |
Use Scenario: MPPT tracking and grid-synchronization in string-level solar inverters. IC Role / Device Role / Timing Role: Real-time processor handling ADC sampling, PID control, PWM modulation, and IEEE 1588 time-sync for reactive power support. Use Value: CPTS module with 1588 support and dual RGMII ports enable precise grid-tie timing and seamless integration with smart energy meters. |
Use Scenario: Central domain controller aggregating cell voltage/temperature data and executing pack-level protection logic in high-voltage EV battery packs. IC Role / Device Role / Timing Role: Safety-critical host MCU interfacing with isolated ADCs, isolators, and contactors while enforcing ASIL-D diagnostic coverage. Use Value: ESM-driven SAFETY_ERRORn pin and hardware firewalls allow fail-safe shutdown within <100ms upon detected fault condition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM2632CNDGHMZCZRQ1 | Dual-core Cortex-R5F; 256KB TCM; 5× ADC; 32× eHRPWM; PRU-ICSS enabled | Supports higher concurrency in multi-axis servo or redundant safety paths | Select when dual-core lockstep or expanded analog I/O is required for ASIL-D decomposition |
| TMS570LS1227ZWTQ | ARM Cortex-R4F, 180MHz; 3MB flash; 256KB RAM; 12-bit ADC ×2; no PRU-ICSS or Ethernet switch | Limited to legacy CAN/LIN-based systems without industrial Ethernet or advanced PWM | Choose only for cost-sensitive, non-Ethernet automotive body control where ASIL-D is needed but bandwidth is low |
Compared with AM2632CNDGHMZCZRQ1, the AM2631CNDGHMZCZRQ1 reduces core count and analog resources while retaining full ASIL-D certification and PRU-ICSS - making it optimal for single-axis drives or OBCs where deterministic latency matters more than parallelism. Versus TMS570LS1227ZWTQ, it adds gigabit Ethernet, CAN-FD, and modern real-time peripherals at higher clock speed and memory bandwidth.
Availability
AM2631CNDGHMZCZRQ1 is available at Aetrix Electronics and suitable for automotive traction inverters, onboard chargers, and solar energy inverters requiring stable component supply across long production lifecycles.
Supply support for AM2631CNDGHMZCZRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 50 years of automotive and industrial design expertise.
The AM263x family targets real-time industrial and automotive applications - specifically motor control, digital power conversion, and safety-critical domain controllers - with integrated PRU-ICSS, functional safety certification, and deterministic peripheral subsystems.
FAQ
What is the core configuration of the AM2631CNDGHMZCZRQ1?
The AM2631CNDGHMZCZRQ1 features a single Arm® Cortex®-R5F core running up to 400MHz, with 16KB I-cache, 16KB D-cache, and 64KB TCM - all protected by 32-bit ECC. Unlike quad-core AM2634 variants, this part is optimized for deterministic single-threaded real-time control in automotive powertrain and charging systems. The AM2631CNDGHMZCZRQ1 does not support dual-core or lockstep modes in its default configuration.
Does the AM2631CNDGHMZCZRQ1 include PRU-ICSS functionality?
Yes, the AM2631CNDGHMZCZRQ1 includes the Programmable Real-Time Unit Industrial Communication Subsystem (PRU-ICSS), enabling offload of industrial Ethernet protocols including EtherCAT®, PROFINET®, and Ethernet/IP™. This capability is confirmed in TI's device comparison table and functional block diagram for the AM2631 family. The AM2631CNDGHMZCZRQ1 leverages PRU-ICSS for deterministic I/O handling independent of the Cortex-R5F core.
What functional safety certifications apply to the AM2631CNDGHMZCZRQ1?
The AM2631CNDGHMZCZRQ1 is certified to ISO 26262 ASIL-D (by TÜV SÜD) and IEC 61508 SIL-3 for functional safety. It includes hardware features such as Error Signaling Module (ESM), SAFETY_ERRORn pin, ECC on all on-chip memories, built-in self-test (BIST), and runtime diagnostics for voltage, temperature, and clock monitoring. These capabilities are documented in the AM2631CNDGHMZCZRQ1 datasheet revision SPRSP74E.
How many CAN-FD interfaces does the AM2631CNDGHMZCZRQ1 support?
The AM2631CNDGHMZCZRQ1 integrates four Modular Controller Area Network (MCAN) modules, each supporting CAN-FD protocol with data rates up to 5Mbps. This is explicitly stated in Table 4-1 (Device Comparison) of the datasheet and applies to all AM2631 variants, including the AM2631CNDGHMZCZRQ1. All four MCAN instances are accessible via dedicated pins in the ZCZ package.
What ADC configuration is implemented in the AM2631CNDGHMZCZRQ1?
The AM2631CNDGHMZCZRQ1 implements three 6-input 12-bit SAR ADCs (ADC0–ADC2), delivering up to 4MSPS aggregate sampling rate. Each ADC supports programmable sample-and-hold, flexible post-processing blocks (PPB), and crossbar-triggered start-of-conversion. This "standard analog configuration" is confirmed in the AM2631 row of Table 4-1 and distinguishes it from the enhanced 5-ADC configuration found in AM2632/AM2634 variants.
AM2631CNDGHMZCZRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 324-LFBGA
- Series:
- Sitara™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-R5F
- Core Size:
- 32-Bit
- Speed:
- 400MHz
- Connectivity:
- CANbus, Ethernet, I2C, MMC/SDIO, QSPI, SPI, UART/USART
- Peripherals:
- AES, DMA, POR, PWM, SHA, TRNG, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- Tightly Coupled Memory (TCM)
- EEPROM Size:
- -
- RAM Size:
- 2M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.26V
- Data Converters:
- A/D 6x12b SAR; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
AM2631CNDGHMZCZRQ1 FAQ
1.How can I place an order for AM2631CNDGHMZCZRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM2631CNDGHMZCZRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM2631CNDGHMZCZRQ1 reliable?
The price and inventory of AM2631CNDGHMZCZRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM2631CNDGHMZCZRQ1 is usually 5 days.
3.What payment methods are accepted for AM2631CNDGHMZCZRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM2631CNDGHMZCZRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM2631CNDGHMZCZRQ1?
AM2631CNDGHMZCZRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM2631CNDGHMZCZRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM2631CNDGHMZCZRQ1?
For technical support, including AM2631CNDGHMZCZRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM2631CNDGHMZCZRQ1 requirements.
6.How does Aetrix verify that AM2631CNDGHMZCZRQ1 is sourced from the original manufacturer or authorized distributors?
All AM2631CNDGHMZCZRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM2631CNDGHMZCZRQ1 meets industry standards.
7.What is the process for return or replacement of AM2631CNDGHMZCZRQ1?
All AM2631CNDGHMZCZRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with AM2631CNDGHMZCZRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM2631CNDGHMZCZRQ1 part is unused and in its original packaging.
Return procedure for AM2631CNDGHMZCZRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM2631CNDGHMZCZRQ1 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
