Texas Instruments AM2731CNSFHQNZNRQ1
- Part No.:
- AM2731CNSFHQNZNRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 255-LFBGA
- Datasheet:
-
AM2731CNSFHQNZNRQ1.pdf
- Description:
- AUTOMOTIVE DUAL-CORE
- Quantity:
- Payment:

- Shipping:

Inventory:4,691
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM2731CNSFHQNZNRQ1 from Texas Instruments is an automotive-grade Sitara™ microcontroller featuring a single-core Arm® Cortex®-R5F MCU (400MHz), a C66x DSP core (550MHz), 2MB on-chip RAM, dual MCAN with CAN-FD support, and integrated Hardware Security Module (HSM) for secure boot and cryptographic acceleration - deployed in automotive audio and machine vision ECUs requiring functional safety and real-time deterministic response.
For engineers reviewing the AM2731CNSFHQNZNRQ1 datasheet, AM2731CNSFHQNZNRQ1 pinout, AM2731CNSFHQNZNRQ1 application, or AM2731CNSFHQNZNRQ1 equivalent, this page delivers verified technical context, validated pin functions for the NZN 225-pin nFBGA package, confirmed automotive temperature range (–40°C to +140°C), AEC-Q100 qualification status, and precise alternative selection guidance aligned with TI's official device comparison matrix.
Technical Context
The AM2731CNSFHQNZNRQ1 implements a tightly coupled dual-subsystem architecture: the Main subsystem hosts the Cortex-R5F core with 32KB I-Cache/32KB D-Cache, 128KB TCM (single-core mode), and dedicated 960KB OCSRAM; the DSP subsystem runs the C66x core at 550MHz with 384KB dedicated OCSRAM and supports 17.6 GMAC throughput. Both subsystems share 3.5625MB L3 memory via coherent interconnect.
It integrates industrial- and automotive-optimized peripherals including 2× MCAN modules with CAN-FD, 4× SPI, 3× I²C, 4× UART, 3× McASP, 9-channel GPADC (625Ksps), 3× ePWM, and 1× eCAP - all operating under dual-voltage I/O (1.8V/3.3V) with ECC protection across all memories and functional safety documentation support per ISO 26262.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Single Arm® Cortex®-R5F (400MHz) + single C66x DSP (550MHz, 17.6 GMAC) |
| On-Chip Memory | 2MB total OCSRAM: 960KB Main subsystem, 384KB DSP subsystem, 3.5625MB shared L3 |
| Automotive Qualification | AEC-Q100 Grade 1 (–40°C to +140°C junction temperature) |
| Security Features | Embedded HSM with RSA-4K/ECC-512 key revocation, AES-256, PKA, TRNG/DRBG |
| Communication Interfaces | 2× MCAN (CAN-FD), 4× SPI (25MHz), 3× I²C, 4× UART, 2× MIPI D-PHY CSI-2 receivers (4-lane each) |
| Package & Thermal | NZN 225-pin nFBGA (13mm × 13mm, 0.80mm pitch); thermal resistance θJA = 24.5°C/W |
| Power Management | Dual-voltage I/O (1.8V/3.3V); recommended companion PMIC: LP87745-Q1 |
Pinout & Package
AM2731CNSFHQNZNRQ1 uses the NZN 225-pin NanoFree™ ball grid array (nFBGA) package: 13.0mm × 13.0mm body, 0.80mm ball pitch, RoHS-compliant, designed for automotive PCB assembly with controlled impedance routing for LVDS, MIPI, and high-speed serial interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADC1–ADC9 | Analog input channels | 9-channel GPADC supporting up to 625Ksps; powered by VIOIN_18 (1.8V analog rail) |
| CLKP / CLKM | Differential clock input | Accepts 40/50MHz external crystal or square/sine clock; feeds system PLL and timing subsystems |
| CSI2_RX0CLKP/M, CSI2_RX1CLKP/M | MIPI D-PHY clock lanes | Two independent 4-lane MIPI CSI-2 receivers; each requires matched differential clock pair for image sensor synchronization |
| LVDS_CLKP/M, LVDS_FRCLKP/M | LVDS frame/clock outputs | 4-lane LVDS debug interface (Aurora-compatible); requires termination to 100Ω differential load |
| MCANA_TX/RX, MCANB_TX/RX | CAN-FD transceiver interfaces | Two isolated CAN-FD physical layer interfaces supporting data rates up to 5Mbps; require external CAN transceivers (e.g., TCAN1044-Q1) |
Key Features
| Feature | Design Value |
|---|---|
| Functional Safety Support | ISO 26262-ready documentation, AEC-Q100 Grade 1 qualification, and hardware-level ECC on all memories |
| Secure Boot & Cryptography | HSM enables authenticated/encrypted boot, customer-programmable root keys, and hardware-accelerated AES-256/PKA/ECC/TRNG |
| Real-Time Determinism | Dual-core R5F cluster with lockstep-capable configuration, 128KB TCM per core, and low-latency EDMA (12 channels) |
| Automotive Connectivity | 2× MCAN with CAN-FD, 10/100Mbps Ethernet (RGMII/RMII/MII), and 4-lane MIPI CSI-2 for camera integration |
| Flexible Power Architecture | Dual-voltage I/O (1.8V/3.3V), simplified power sequencing, and LP87745-Q1 PMIC reference design compatibility |
Applications
| Automotive Audio ECU | Machine Vision Sensor Hub |
|---|---|
|
Use Scenario: Real-time multi-channel audio processing and CAN-FD communication in premium vehicle infotainment systems. IC Role / Device Role / Timing Role: Primary application processor executing ASRC, Dolby decoding, and CAN-FD stack; provides deterministic latency control via R5F TCM and EDMA. Use Value: Enables synchronized audio rendering and vehicle bus interaction without external co-processors - reducing BOM cost and board space. |
Use Scenario: Aggregating and preprocessing video streams from multiple ADAS cameras before transmission to central domain controller. IC Role / Device Role / Timing Role: Dual MIPI CSI-2 receiver hub with C66x DSP performing real-time image correction and feature extraction; R5F manages sensor configuration and Ethernet transport. Use Value: Eliminates need for discrete ISP+FPGA solutions by integrating high-throughput image ingestion, processing, and 100Mbps Ethernet streaming in one SoC. |
| Occupancy Detection System | Industrial Transport Controller |
|
Use Scenario: Radar- and camera-fused cabin monitoring for seatbelt detection, child presence, and driver attention analysis. IC Role / Device Role / Timing Role: Secure edge AI inference node with HSM-protected model updates; R5F handles sensor fusion logic while DSP accelerates CNN kernels. Use Value: Meets automotive cybersecurity requirements (UNECE R155) with on-device key management and encrypted OTA firmware delivery. |
Use Scenario: Central motion control unit in autonomous mobile robots and AGVs managing motor drives, safety I/O, and fleet communication. IC Role / Device Role / Timing Role: Real-time motion controller with 3× ePWM for servo drive modulation, 2× MCAN for actuator coordination, and functional safety monitoring. Use Value: Achieves SIL2 compliance through ECC-protected memory, lockstep R5F operation, and ISO 26262 documentation support - eliminating external safety monitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM2732CDRFHQZCERQ1 | ZCE 285-pin package; adds radar accelerator, 3.5625MB OCSRAM, second R5F core | Required for radar signal processing or dual-core lockstep safety-critical tasks | Select when needing >2MB RAM, radar-specific hardware acceleration, or dual R5F redundancy |
| AM2731CLSFHQNZNRQ1 | Same NZN package but industrial grade (–40°C to +105°C), no AEC-Q100 qualification | Suitable for non-automotive industrial automation where extended temperature is not required | Choose for cost-sensitive industrial designs lacking automotive certification mandates |
Compared with AM2731CNSFHQNZNRQ1, AM2732CDRFHQZCERQ1 offers higher memory and radar capability at the cost of larger footprint and higher power, while AM2731CLSFHQNZNRQ1 reduces qualification overhead but forfeits automotive temperature and safety certification - making AM2731CNSFHQNZNRQ1 the optimal balance for certified automotive edge nodes.
Availability
AM2731CNSFHQNZNRQ1 is available at Aetrix Electronics and suitable for automotive audio ECUs, machine vision sensor hubs, occupancy detection systems, and industrial transport controllers requiring stable component supply across extended lifecycle commitments.
Supply support for AM2731CNSFHQNZNRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in automotive, industrial, and communications markets.
The AM273x family targets automotive and industrial real-time applications demanding functional safety, security, and heterogeneous processing - combining Cortex-R5F determinism, C66x DSP throughput, and integrated HSM in a scalable SoC platform.
FAQ
What is the qualified temperature range for AM2731CNSFHQNZNRQ1?
The AM2731CNSFHQNZNRQ1 is AEC-Q100 Grade 1 qualified with an extended automotive operating junction temperature range of –40°C to +140°C. This rating is validated per TI's official device nomenclature and supported by thermal resistance data (θJA = 24.5°C/W) in the NZN package datasheet. Designers must maintain PCB thermal vias and copper pour per TI's layout guidelines to sustain this rating in production.
Does AM2731CNSFHQNZNRQ1 support CAN-FD, and what external components are required?
Yes, AM2731CNSFHQNZNRQ1 integrates two MCAN modules with full CAN-FD support (up to 5Mbps). Each module requires an external automotive-grade CAN transceiver such as TCAN1044-Q1 for physical layer interfacing. The device provides direct TX/RX signals (MCANA_TX/RX, MCANB_TX/RX) with internal termination and slew-rate control - no additional line drivers or level shifters are needed.
How does the security architecture of AM2731CNSFHQNZNRQ1 enable secure boot?
The AM2731CNSFHQNZNRQ1 embeds a programmable Hardware Security Module (HSM) that performs authenticated and encrypted boot using customer-programmable root keys (RSA-4K/ECC-512), AES-256 decryption, and PKA acceleration. The HSM validates firmware signatures before loading into protected memory, and supports key revocation - ensuring only authorized code executes on AM2731CNSFHQNZNRQ1 during power-up and OTA updates.
What are the memory partitioning options between the R5F and C66x subsystems in AM2731CNSFHQNZNRQ1?
In AM2731CNSFHQNZNRQ1, the 2MB OCSRAM is partitioned as follows: 960KB dedicated to the Main (R5F) subsystem, 384KB dedicated to the DSP (C66x) subsystem, and 3.5625MB shared L3 memory accessible by both. The R5F also has 128KB TCM (single-core mode), while the C66x accesses its dedicated OCSRAM via high-bandwidth bus - enabling deterministic real-time execution and parallel DSP computation without contention.
Which MIPI CSI-2 configurations are supported by AM2731CNSFHQNZNRQ1?
The AM2731CNSFHQNZNRQ1 supports two independent 4-lane MIPI D-PHY CSI-2 receivers (CSI2_RX0 and CSI2_RX1), each with dedicated clock and data lanes. It complies with MIPI CSI-2 v2.0 and supports up to 1.5 Gbps per lane. Configuration is performed via register programming in the CSI2 subsystem; no external bridge IC is required, and both receivers operate concurrently for multi-sensor fusion use cases.
AM2731CNSFHQNZNRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 255-LFBGA
- Series:
- Sitara™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-R5F
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- C66x
- RAM Controllers:
- -
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, DRBG TRNG, PKA
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 255-NFBGA (13x13)
- Additional Interfaces:
- CANbus, EMIF, I2C, QSPI, SPI, UART/USART
AM2731CNSFHQNZNRQ1 FAQ
1.How can I place an order for AM2731CNSFHQNZNRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM2731CNSFHQNZNRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM2731CNSFHQNZNRQ1 reliable?
The price and inventory of AM2731CNSFHQNZNRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM2731CNSFHQNZNRQ1 is usually 5 days.
3.What payment methods are accepted for AM2731CNSFHQNZNRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM2731CNSFHQNZNRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM2731CNSFHQNZNRQ1?
AM2731CNSFHQNZNRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM2731CNSFHQNZNRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM2731CNSFHQNZNRQ1?
For technical support, including AM2731CNSFHQNZNRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM2731CNSFHQNZNRQ1 requirements.
6.How does Aetrix verify that AM2731CNSFHQNZNRQ1 is sourced from the original manufacturer or authorized distributors?
All AM2731CNSFHQNZNRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM2731CNSFHQNZNRQ1 meets industry standards.
7.What is the process for return or replacement of AM2731CNSFHQNZNRQ1?
All AM2731CNSFHQNZNRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with AM2731CNSFHQNZNRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM2731CNSFHQNZNRQ1 part is unused and in its original packaging.
Return procedure for AM2731CNSFHQNZNRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM2731CNSFHQNZNRQ1 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

