My Inquiry
My Account
Texas Instruments AM2732CMSFHQNZNRQ1
- Part No.:
- AM2732CMSFHQNZNRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 255-LFBGA
- Datasheet:
-
AM2732CMSFHQNZNRQ1.pdf
- Description:
- AUTOMOTIVE DUAL-CORE
- Quantity:
- Payment:
- Shipping:
Inventory:4,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM2732CMSFHQNZNRQ1 from Texas Instruments is an AEC-Q100 qualified dual-core Arm® Cortex®-R5F + C66x DSP automotive microcontroller in 225-pin nFBGA (NZN) package, operating up to 400MHz (R5F) and 550MHz (DSP), with 3.5625MB shared L3 RAM, dual MCAN with CAN-FD, and hardware security module (HSM) for secure boot and crypto acceleration - deployed in automotive audio and machine vision ECUs.
For engineers reviewing the AM2732CMSFHQNZNRQ1 datasheet, AM2732CMSFHQNZNRQ1 pinout, AM2732CMSFHQNZNRQ1 application, or AM2732CMSFHQNZNRQ1 equivalent, key selection criteria include functional safety compliance (ISO 26262 support), dual-core R5F lockstep capability, on-die ECC-protected memory hierarchy, MIPI CSI-2 receiver interface, and automotive-grade thermal range (–40°C to +140°C).
Technical Context
The AM2732CMSFHQNZNRQ1 implements a tightly coupled dual-core Arm Cortex-R5F cluster with SECDED ECC on I/D caches (32KB each) and TCM (64KB per core in dual-core mode), plus a standalone C66x DSP core delivering 17.6 GMAC at 550MHz. Its memory subsystem integrates 3.5625MB shared L3 SRAM accessible by MCU, DSP, and accelerators.
It supports real-time interprocessor communication via mailbox and 12-channel EDMA, features dual MCAN modules with CAN-FD protocol compliance, and includes dedicated MIPI D-PHY CSI-2 receivers (2×4-lane) and LVDS/Aurora output for sensor fusion and display interfaces - all within an AEC-Q100 Grade 1 qualified SoC architecture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core Arm Cortex-R5F @ up to 400MHz; supports lockstep or split-mode operation for functional safety |
| DSP Core | Single C66x floating-point DSP @ up to 550MHz (17.6 GMAC); independent clock domain from MCU |
| On-chip RAM | 3.5625MB shared L3 SRAM; accessible by MCU, DSP, and accelerators with configurable partitioning |
| MCAN Interfaces | 2× modular CAN-FD controllers with ISO 11898-1 compliance; supports data rates up to 5 Mbps |
| MIPI CSI-2 | 2× 4-lane MIPI D-PHY CSI-2 receivers (CSI2_RX0/CSI2_RX1); supports up to 1.5 Gbps per lane |
| LVDS Output | 4-lane LVDS transmitter (LVDS_TXP0–3, LVDS_TXM0–3) with frame clock (FRCLKP/M); used for debug or display output |
| Security | Embedded HSM with RSA-4K/ECC-512 key generation, AES-256 acceleration, TRNG, and secure boot enforcement |
| Temperature Range | Extended automotive grade: –40°C to +140°C junction temperature; qualified per AEC-Q100 Rev G |
Pinout & Package
AM2732CMSFHQNZNRQ1 uses the NZN (225-pin) nFBGA package: 13mm × 13mm, 0.80 mm pitch, ball grid array with bottom-side terminations. Thermal pad exposed on underside for enhanced heat dissipation in automotive ECU modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADC1–ADC9 | Analog input channels | 9-channel GPADC supporting 625 Ksps; powered by VIOIN_18 (1.8V analog rail) |
| CSI2_RX0CLKP/M, CSI2_RX1CLKP/M | MIPI D-PHY clock lanes | Differential clock inputs for two independent 4-lane CSI-2 receivers; require 1.8V termination |
| LVDS_CLKP/M, LVDS_FRCLKP/M | LVDS reference clocks | Differential clock and frame clock inputs for 4-lane LVDS output; enable synchronized debug or video streaming |
| LVDS_TXP0–3 / TXM0–3 | LVDS data outputs | Eight differential LVDS outputs (4 pairs); used for Aurora/LVDS debug interface or display timing signals |
| MSS_MCANA_TX/RX, MSS_MCANB_TX/RX | CAN-FD transceiver interfaces | Dedicated differential CAN bus pins per module; support ISO 11898-1 physical layer with integrated termination control |
| FE1_REFCLK, FE2_REFCLK | Functional safety reference clocks | Two independent 40/50 MHz clock inputs for fault-tolerant clock monitoring and R5F lockstep synchronization |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core R5F with lockstep | Enables ASIL-D compliant safety mechanisms via hardware-enforced core redundancy and error detection |
| SECDED ECC on all memories | Corrects single-bit errors and detects double-bit errors in caches, TCM, and L3 SRAM - critical for automotive runtime integrity |
| Hardware Security Module (HSM) | Offloads cryptographic operations (AES-256, PKA, TRNG) and enforces secure boot without CPU intervention |
| MIPI CSI-2 + LVDS I/O | Enables direct connection to automotive cameras (via CSI-2) and debug/display subsystems (via LVDS) without external bridges |
| Dual MCAN with CAN-FD | Supports high-bandwidth vehicle networking (up to 5 Mbps) and legacy CAN compatibility in same ECU design |
| Automotive power architecture | Dual-voltage I/O (1.8V/3.3V), simplified sequencing, and LP87745-Q1 PMIC co-design reduce BOM count and layout complexity |
Applications
| Automotive Audio Processing Unit | Machine Vision Sensor Hub |
|---|---|
Use Scenario: Real-time multi-channel audio decoding, echo cancellation, and speaker protection in premium automotive infotainment systems. IC Role / Device Role / Timing Role: Primary application processor executing TI's audio framework on dual R5F cores while offloading FFT and filtering to C66x DSP. Use Value: 17.6 GMAC DSP performance enables low-latency beamforming and noise suppression without external co-processors. | Use Scenario: Aggregating and preprocessing image streams from multiple ADAS cameras before feeding to central vision AI accelerator. IC Role / Device Role / Timing Role: Sensor fusion hub managing two independent 4-lane MIPI CSI-2 receivers and synchronizing timestamps via hardware CPTS. Use Value: On-die 3.5625MB L3 SRAM buffers raw image data, eliminating need for external DDR and reducing EMI in camera modules. |
| Robotic Control ECU | Avionics Data Concentrator |
Use Scenario: Motion control and safety monitoring in autonomous mobile robots operating in industrial environments. IC Role / Device Role / Timing Role: Safety-critical controller running RTOS on lockstep R5F cores, with ePWM/eCAP for motor drive timing and MCAN for actuator feedback. Use Value: AEC-Q100 qualification and ISO 26262 documentation support enable reuse in industrial robotics requiring extended temperature reliability. | Use Scenario: Consolidating ARINC 429, discrete I/O, and Ethernet traffic in regional aircraft cabin management systems. IC Role / Device Role / Timing Role: Deterministic network gateway using RGMII Ethernet, MCAN, and UART peripherals with hardware timestamping (CPTS). Use Value: Dual MCAN + 10/100Mbps RGMII + 4 UARTs allow concurrent avionics bus bridging without external protocol translators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar automotive real-time microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TDA4VM | Higher-performance dual C7x + dual R5F, integrated GPU, larger L3 (8MB), but no MIPI CSI-2 receivers | Better suited for vision-AI inference; lacks native CSI-2 input - requires external deserializer for camera interfaces | Select when AI acceleration is primary requirement and camera input is handled externally |
| AM2634 | Quad R5F cores (no DSP), 2MB L3, identical MCAN/CAN-FD and safety features, but no MIPI or LVDS interfaces | Optimized for motor control and gateway functions; no camera or display connectivity capability | Select for pure real-time control applications where DSP or imaging I/O is unnecessary |
Compared with TDA4VM and AM2634, AM2732CMSFHQNZNRQ1 uniquely balances real-time control (dual R5F), signal processing (C66x DSP), and sensor interface integration (2×4-lane MIPI CSI-2 + LVDS) in a single AEC-Q100 qualified SoC - making it optimal for camera-augmented automotive ECUs where size, power, and interface consolidation matter.
Availability
AM2732CMSFHQNZNRQ1 is available at Aetrix Electronics and suitable for automotive audio processing units, machine vision sensor hubs, robotic control ECUs, and avionics data concentrators requiring stable component supply across extended lifecycle programs.
Supply support for AM2732CMSFHQNZNRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal processing technologies for industrial, automotive, and communications markets.
The AM273x product line delivers high-integrity real-time microcontrollers combining Arm R5F safety cores with C66x DSP performance and automotive-grade interfaces - designed specifically for sensor fusion, audio processing, and deterministic control in safety-critical automotive ECUs.
FAQ
What is the maximum operating frequency of the Arm Cortex-R5F cores in AM2732CMSFHQNZNRQ1?
The Arm Cortex-R5F cores in AM2732CMSFHQNZNRQ1 operate up to 400MHz. This frequency is supported across the full automotive temperature range (–40°C to +140°C) and is validated under AEC-Q100 Grade 1 conditions. The dual-core cluster can run in lockstep mode for functional safety or independently for asymmetric multiprocessing. AM2732CMSFHQNZNRQ1 maintains timing closure and ECC integrity at this frequency with appropriate voltage scaling and thermal management.
Does AM2732CMSFHQNZNRQ1 support MIPI CSI-2 camera interfaces?
Yes, AM2732CMSFHQNZNRQ1 integrates two independent 4-lane MIPI D-PHY CSI-2 receivers (CSI2_RX0 and CSI2_RX1), each supporting up to 1.5 Gbps per lane. These interfaces are implemented in the NZN package with dedicated 1.8V I/O balls (e.g., CSI2_RX0CLKP/M, CSI2_RX0P0–3, CSI2_RX0M0–3). AM2732CMSFHQNZNRQ1 does not include a CSI-2 transmitter. Camera data is processed directly by the C66x DSP or R5F subsystems via DMA.
What package type and pin count does AM2732CMSFHQNZNRQ1 use?
AM2732CMSFHQNZNRQ1 uses the NZN package: a 225-ball NanoFree™ ball grid array (nFBGA) with 13mm × 13mm body size and 0.80 mm ball pitch. This differs from the ZCE (285-ball, 0.65 mm pitch) variant. The NZN package omits certain high-speed interfaces present in ZCE - notably the 4-lane Aurora/LVDS debug interface is not available in NZN variants per Table 4-1 of SWRS245D.
Is AM2732CMSFHQNZNRQ1 qualified for automotive applications?
Yes, AM2732CMSFHQNZNRQ1 is AEC-Q100 qualified (Grade 1: –40°C to +140°C junction temperature) and supports ISO 26262 functional safety development with documentation packages available. It includes hardware safety features such as dual-core lockstep R5F operation, ECC on all memory blocks, error-signaling interrupts, and dedicated safety monitor peripherals (RTI, watchdog timers). AM2732CMSFHQNZNRQ1 is explicitly designated as an automotive-grade part in TI's device nomenclature (suffix Q1).
What security features are integrated into AM2732CMSFHQNZNRQ1?
AM2732CMSFHQNZNRQ1 includes a programmable Hardware Security Module (HSM) with secure boot enforcement, customer-programmable root keys, symmetric (AES-256) and asymmetric (RSA-4K/ECC-512) crypto acceleration, TRNG/DRBG, and PKA engine. Secure authenticated and encrypted boot ensures only signed firmware executes. Key revocation capability and secure key storage prevent unauthorized firmware updates. These features are documented in the AM2732CMSFHQNZNRQ1 security user guide and are active in all production silicon revisions.
AM2732CMSFHQNZNRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 255-LFBGA
- Series:
- Sitara™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-R5F
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- C66x
- RAM Controllers:
- -
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- -
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 140°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, DRBG TRNG, PKA
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 255-NFBGA (13x13)
- Additional Interfaces:
- CANbus, EMIF, I2C, QSPI, SPI, UART/USART
AM2732CMSFHQNZNRQ1 FAQ
1.How can I place an order for AM2732CMSFHQNZNRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM2732CMSFHQNZNRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM2732CMSFHQNZNRQ1 reliable?
The price and inventory of AM2732CMSFHQNZNRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM2732CMSFHQNZNRQ1 is usually 5 days.
3.What payment methods are accepted for AM2732CMSFHQNZNRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM2732CMSFHQNZNRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM2732CMSFHQNZNRQ1?
AM2732CMSFHQNZNRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM2732CMSFHQNZNRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM2732CMSFHQNZNRQ1?
For technical support, including AM2732CMSFHQNZNRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM2732CMSFHQNZNRQ1 requirements.
6.How does Aetrix verify that AM2732CMSFHQNZNRQ1 is sourced from the original manufacturer or authorized distributors?
All AM2732CMSFHQNZNRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM2732CMSFHQNZNRQ1 meets industry standards.
7.What is the process for return or replacement of AM2732CMSFHQNZNRQ1?
All AM2732CMSFHQNZNRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with AM2732CMSFHQNZNRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM2732CMSFHQNZNRQ1 part is unused and in its original packaging.
Return procedure for AM2732CMSFHQNZNRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM2732CMSFHQNZNRQ1 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
