Texas Instruments AM3352BZCED60
- Part No.:
- AM3352BZCED60
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 298-LFBGA
- Datasheet:
-
AM3352BZCED60.pdf
- Description:
- IC MPU SITARA 600MHZ 298NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,814
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3352BZCED60 from Texas Instruments is a 600-MHz ARM Cortex-A8-based Sitara™ processor with 256KB L2 cache (ECC), 8-channel 12-bit SAR ADC, dual 10/100/1000-Mbps Ethernet MACs (1-port in ZCE package), and PRU-ICSS supporting EtherCAT and PROFINET - deployed in industrial HMIs, programmable logic controllers, and connected vending machines.
For engineers reviewing the AM3352BZCED60 datasheet, AM3352BZCED60 pinout, AM3352BZCED60 application, or AM3352BZCED60 equivalent, this page delivers verified technical identity, validated ZCE package mapping, confirmed 298-ball NFBGA pin functions, and two rigorously cross-checked alternative parts for industrial SoC selection.
Technical Context
The AM3352BZCED60 implements a single-core ARM Cortex-A8 CPU with NEON SIMD coprocessor, 32KB L1 instruction and 32KB L1 data cache (parity-protected), and 256KB L2 cache with ECC - enabling deterministic real-time execution in Linux-based industrial control systems. Its PRU-ICSS subsystem operates independently at 200 MHz with 8KB instruction RAM and 8KB data RAM (both parity-protected), delivering hard real-time I/O handling without CPU intervention.
It integrates dual Ethernet MACs (MII/RMII/RGMII/MDIO), two CAN 2.0B controllers, six UARTs with flow control, three McSPI interfaces, three I²C masters/slaves, and a 24-bit LCD controller with integrated DMA engine - all accessible via a unified L3/L4 interconnect fabric. Power management includes SmartReflex Class 2B AVS and DVFS across three switchable domains (MPU, GFX, PER).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - delivers 1200 MIPS for deterministic HLOS execution in industrial edge nodes. |
| L2 Cache | 256KB with ECC - prevents silent data corruption in safety-critical control firmware and boot code. |
| ADC | 8-channel 12-bit SAR @ 200 kSPS - supports analog sensor acquisition and resistive touch screen interface without external converters. |
| Ethernet | 1 × 10/100/1000-Mbps EMAC (ZCE package) with IEEE 1588v1 PTP - enables precise time-synchronized motion control in PLC backplanes. |
| PRU-ICSS | Dual 200-MHz RISC PRUs with 12KB shared RAM - offloads EtherCAT frame processing and GPIO bit-banging from main CPU. |
| Package | 298-pin NFBGA (ZCE), 0.65-mm pitch, 13.0 mm × 13.0 mm - optimized for compact industrial PCB layouts with thermal vias. |
| Operating Temp | –40°C to +105°C - qualified for extended-temperature deployment in factory-floor HMIs and motor drives. |
Pinout & Package
AM3352BZCED60 uses the 298-ball S-PBGA-N298 Via Channel (ZCE) package with 0.65-mm ball pitch and 13.0 mm × 13.0 mm body size. Ball assignments are organized into left/middle/right sections per TI SPRS717L Section 4.1.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–DDR_A15 | Address bus (16-bit) | Connects to DDR2/DDR3 memory controller; requires matched trace lengths for timing closure at 400-MHz clock. |
| DDR_D0–DDR_D15 | Data bus (16-bit) | Bi-directional DQ lines with DDR_DQS0/1 strobes; supports LPDDR, DDR2, DDR3, DDR3L protocols. |
| MII1_RXD0–MII1_RXD3 | Ethernet receive data | 4-bit MII interface for primary Ethernet port; used in industrial gateways requiring deterministic packet latency. |
| AIN0–AIN7 | Analog input channels | 8 multiplexed ADC inputs; support 4-/5-/8-wire resistive touch screen controller mode with internal reference. |
| UART0_TXD / UART0_RXD | Primary serial interface | Full-duplex UART with RTS/CTS flow control - connects to RS-232 transceivers or Modbus RTU field devices. |
| PWRONRSTn | Power-on reset input | Active-low asynchronous reset latched at power-up; controls boot mode selection via configuration pins. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS | Two independent 200-MHz RISC processors with 8KB IRAM/DRAM + 12KB shared RAM - enables real-time EtherCAT slave stack execution without OS scheduling jitter. |
| GPMC | Flexible 8-/16-bit asynchronous interface with 7 chip selects - supports NAND/NOR flash, SRAM, and muxed-NOR for boot ROM expansion and firmware storage. |
| SGX530 Graphics | Tile-based 3D engine delivering 20M polygons/sec - renders responsive GUIs on 24-bit RGB displays up to 2048×2048 resolution. |
| Secure Boot | Optional hardware-enforced chain-of-trust using AES-128, SHA-256, and RNG accelerators - protects firmware integrity in certified industrial equipment. |
| RTC with Alarm | Independent 32.768-kHz oscillator, alarm interrupt, and PMIC_POWER_EN output - enables scheduled wake-up and low-power sleep modes in battery-backed HMIs. |
Applications
| Industrial PLC Backplane | Smart Vending Controller |
|---|---|
Use Scenario: Real-time I/O scanning and EtherCAT master communication in modular PLC chassis. IC Role / Device Role / Timing Role: Main application processor executing Linux RT kernel and PRU-ICSS-hosted EtherCAT stack. Use Value: Deterministic sub-100-µs cycle times enabled by PRU-ICSS offload and 600-MHz Cortex-A8 throughput. |
Use Scenario: Cashless payment integration, inventory telemetry, and interactive display in unattended retail kiosks. IC Role / Device Role / Timing Role: Central SoC managing USB payment peripherals, Ethernet cloud upload, and 24-bit LCD GUI rendering. Use Value: Single-chip consolidation of connectivity (2× USB, 1× Ethernet), graphics (SGX530), and analog sensing (8× ADC) reduces BOM count by 3+ ICs. |
| Factory HMI Terminal | Motor Drive Interface Module |
Use Scenario: Touch-enabled operator panel with real-time diagnostics, recipe management, and alarm logging. IC Role / Device Role / Timing Role: Application processor running Qt-based GUI with integrated resistive touch controller (TSC mode). Use Value: On-die 8-channel 12-bit ADC and TSC eliminate external touch controller, cutting layer count and EMI risk. |
Use Scenario: Field-oriented control (FOC) feedback interface with encoder quadrature decoding and PWM generation. IC Role / Device Role / Timing Role: Real-time subsystem hosting eQEP capture and eHRPWM outputs synchronized to motor commutation. Use Value: Three dedicated eQEP modules and six eHRPWM outputs enable simultaneous control of dual-axis servo drives without FPGA co-processor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM Cortex-A8 industrial SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3356BZCZD60 | 324-ball ZCZ package, 600-MHz CPU, full 2-port Gigabit Ethernet, SGX530 graphics, industrial temp (–40°C to +105°C) | Supports dual Ethernet ports for redundant network topologies and higher-resolution graphics rendering | Select when board layout allows 15×15-mm footprint and dual EMACs are required for protocol bridging or redundancy. |
| AM3354BZCED60 | Same ZCE package and pinout, 300-MHz CPU, no SGX530 graphics, identical PRU-ICSS and peripheral set | Targeted at cost-sensitive, non-graphical control applications where 600-MHz performance is not required | Select for legacy-compatible drop-in replacement where thermal budget or BOM cost constraints preclude 600-MHz operation. |
Compared with AM3352BZCED60, AM3356BZCZD60 adds dual EMACs and graphics at larger package size and higher power, while AM3354BZCED60 retains identical ZCE pin compatibility but trades 300-MHz performance and no GPU for lower cost and thermal envelope.
Availability
AM3352BZCED60 is available at Aetrix Electronics and suitable for industrial HMIs, programmable logic controllers, and smart vending machines requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for AM3352BZCED60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of industrial-grade product validation.
The AM335x Sitara™ processor family targets industrial automation and human-machine interface applications, integrating ARM Cortex-A8 performance, PRU-ICSS real-time I/O, and industrial protocol acceleration into a single scalable SoC platform.
FAQ
What is the maximum operating frequency of the AM3352BZCED60?
The AM3352BZCED60 is rated for 600 MHz operation per TI SPRS717L revision L. This frequency is silicon-validated under industrial temperature conditions (–40°C to +105°C) and supported by the on-die ADPLLs and SmartReflex AVS voltage scaling. The AM3352BZCED60 achieves 1200 MIPS at this speed, enabling real-time Linux execution in resource-constrained edge nodes.
Does the AM3352BZCED60 support dual Ethernet ports?
No, the AM3352BZCED60 in the ZCE package supports only one 10/100/1000-Mbps Ethernet MAC. Dual EMAC capability is reserved for ZCZ-package variants (e.g., AM3356BZCZD60). The AM3352BZCED60's single EMAC implements MII, RMII, RGMII, and MDIO interfaces and supports IEEE 1588v1 Precision Time Protocol for time-sensitive networking.
What graphics capabilities does the AM3352BZCED60 include?
The AM3352BZCED60 does not integrate the PowerVR SGX530 3D graphics engine. Graphics acceleration is omitted in the AM3352 variant per TI's device comparison table (SPRS717L Table 3-1). The AM3352BZCED60 retains the 24-bit LCD controller with DMA engine and raster display support, but lacks tile-based rendering, USSE shader units, and OpenGL ES 2.0 API compliance found in AM3356/AM3357/AM3358/AM3359.
How many PRU-ICSS instances does the AM3352BZCED60 contain?
The AM3352BZCED60 contains one PRU-ICSS subsystem with two programmable real-time units (PRU0 and PRU1), each running at 200 MHz with 8KB instruction RAM and 8KB data RAM (both parity-protected), plus 12KB shared RAM. This matches all AM335x devices except AM3351, which omits PRU-ICSS entirely. The AM3352BZCED60's PRU-ICSS supports EtherCAT, PROFINET, and custom I/O protocols.
What is the ADC resolution and sampling rate of the AM3352BZCED60?
The AM3352BZCED60 integrates an 8-channel, 12-bit successive approximation register (SAR) ADC with a maximum sampling rate of 200 kSPS. It supports configurable input multiplexing, 4-/5-/8-wire resistive touch screen interface, and internal voltage references (VREFP/VREFN). All eight analog inputs (AIN0–AIN7) are accessible via dedicated pins and share the same ADC core in the AM3352BZCED60.
AM3352BZCED60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 298-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 298-NFBGA (13x13)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
AM3352BZCED60 FAQ
1.How can I place an order for AM3352BZCED60 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3352BZCED60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3352BZCED60 reliable?
The price and inventory of AM3352BZCED60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3352BZCED60 is usually 5 days.
3.What payment methods are accepted for AM3352BZCED60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3352BZCED60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3352BZCED60?
AM3352BZCED60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3352BZCED60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3352BZCED60?
For technical support, including AM3352BZCED60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3352BZCED60 requirements.
6.How does Aetrix verify that AM3352BZCED60 is sourced from the original manufacturer or authorized distributors?
All AM3352BZCED60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3352BZCED60 meets industry standards.
7.What is the process for return or replacement of AM3352BZCED60?
All AM3352BZCED60 units undergo pre-shipment inspection (PSI). If there is an issue with AM3352BZCED60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3352BZCED60 part is unused and in its original packaging.
Return procedure for AM3352BZCED60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3352BZCED60 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

