Texas Instruments AM3356BZCEA60
- Part No.:
- AM3356BZCEA60
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 298-LFBGA
- Datasheet:
-
AM3356BZCEA60.pdf
- Description:
- IC MPU SITARA 600MHZ 298NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3356BZCEA60 from Texas Instruments is a 600-MHz ARM Cortex-A8-based Sitara™ processor with 256KB L2 cache (ECC), 8-channel 12-bit SAR ADC, dual 10/100/1000-Mbps Ethernet MACs (1-port enabled in ZCE package), PRU-ICSS for industrial protocols (EtherCAT, PROFINET), and support for DDR2/DDR3/LPDDR memory interfaces. It targets industrial HMIs, programmable logic controllers, and embedded gateways requiring real-time I/O and Linux-capable compute.
For engineers reviewing the AM3356BZCEA60 datasheet, AM3356BZCEA60 pinout, AM3356BZCEA60 application, or AM3356BZCEA60 equivalent, this page delivers verified specifications, validated ZCE package terminal mapping, confirmed industrial protocol support, thermal and power performance data, and two rigorously cross-referenced alternative parts for design continuity.
Technical Context
The AM3356BZCEA60 implements a single-core ARM Cortex-A8 CPU running at 600 MHz with NEON SIMD coprocessor, 32KB L1 instruction and 32KB L1 data cache (parity-protected), and 256KB L2 cache with ECC. Its PRU-ICSS subsystem contains two 200-MHz programmable real-time units with 8KB instruction RAM, 8KB data RAM, and 12KB shared RAM - all parity-protected - enabling deterministic execution of EtherCAT frame processing and GPIO bit-banging without CPU intervention.
Memory subsystem includes a 16-bit EMIF supporting DDR2 (532-Mbps), DDR3 (800-Mbps), and LPDDR (400-Mbps) with 1GB address space, plus GPMC for NAND/NOR/SRAM with BCH 4-/8-/16-bit ECC and Hamming 1-bit ECC. The device integrates IEEE 1588v1 PTP support in its Ethernet MACs and features a 24-bit LCD controller with DMA-driven raster engine and resistive touch screen controller capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - delivers 1200 MIPS real-world throughput for Linux-based HMI and gateway applications. |
| L2 Cache | 256KB with ECC - prevents silent data corruption in safety-critical industrial control firmware execution. |
| ADC | 12-bit SAR, 200 kSPS, 8-channel multiplexed - enables direct analog sensor acquisition (e.g., temperature, pressure) without external signal conditioning. |
| Ethernet | Dual 10/100/1000-Mbps MACs; ZCE package supports 1 port with MII/RMII/RGMII/MDIO - suitable for fieldbus-to-Ethernet bridge designs. |
| PRU-ICSS | Two 200-MHz RISC PRUs with 12KB shared RAM - executes time-critical EtherCAT slave stack or custom PWM timing with sub-microsecond jitter. |
| Operating Temp | –40°C to +105°C - qualified for extended-temperature industrial environments including factory automation cabinets. |
| Package | 298-ball NFBGA (ZCE), 0.65-mm pitch, 13.0 mm × 13.0 mm - compatible with standard PCB assembly processes and thermal vias for high-power SoC dissipation. |
Pinout & Package
AM3356BZCEA60 uses the 298-pin Via Channel NFBGA (ZCE) package with 0.65-mm ball pitch and 13.0 mm × 13.0 mm body size. Thermal and mechanical data confirm 27.5°C/W junction-to-board (ψJB) and 32.2°C/W junction-to-case (ψJC) for reliable operation under 2.5W typical power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–DDR_A15 | Address bus (16-bit) | Directly drives DDR2/DDR3 row/column addressing; requires matched trace lengths for timing closure at 400-MHz clock. |
| DDR_D0–DDR_D15 | Data bus (16-bit) | Bi-directional DQ lines with per-byte DDR_DQS strobes; supports 800-Mbps DDR3 data rates with on-die termination calibration. |
| MII1_RXD0–MII1_RXD3 | RMII/MII receive data | Connects to external PHY for 10/100-Mbps Ethernet; RMII mode reduces pin count vs. full MII while maintaining deterministic latency. |
| AIN0–AIN7 | Analog input channels | Single-ended inputs referenced to VREFP/VREFN; internally multiplexed to 12-bit ADC - no external mux required for 8-sensor monitoring. |
| RTC_XTALIN/RTC_XTALOUT | 32.768-kHz crystal interface | Drives internal RTC oscillator; supports battery-backed timekeeping during system sleep with independent RTC_PWRONRSTn reset domain. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS with EtherCAT support | Enables certified EtherCAT slave implementation without external ASIC - reduces BOM cost and board area in motion control nodes. |
| Integrated SGX530 GPU | Delivers 20 million polygons/sec for smooth 2D/3D GUI rendering on 1080p displays using OpenGL ES 2.0 drivers in Linux SDK. |
| Secure Boot (optional) | Supports authenticated firmware loading via AES-256 decryption and SHA-256 hash verification - meets IEC 62443-3-3 SL2 requirements. |
| GPMC with BCH ECC | Enables reliable NAND flash boot and storage with hardware-accelerated 4-/8-/16-bit error correction - eliminates need for software ECC overhead. |
| USB 2.0 DRD port | Single high-speed USB 2.0 port with integrated PHY supports host/peripheral mode - simplifies field service connectivity via USB stick or PC tethering. |
Applications
| Industrial PLC Controller | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Compact DIN-rail mounted PLC executing ladder logic and managing I/O expansion modules over CAN or EtherCAT. IC Role / Device Role / Timing Role: Central application processor running real-time Linux (PREEMPT_RT) with PRU-ICSS handling EtherCAT frame scheduling and GPIO scanning at 1-ms cycle times. Use Value: Eliminates external FPGA or ASIC for protocol offload; 600-MHz Cortex-A8 provides headroom for web server, OPC UA stack, and diagnostics. |
Use Scenario: Touch-enabled panel PC for factory floor equipment monitoring with local data logging and remote diagnostics. IC Role / Device Role / Timing Role: Main SoC driving 800×480 LCD via 24-bit RGB interface, sampling 4-wire resistive touchscreen, and running Qt-based GUI with OpenGL acceleration. Use Value: Integrated LCD controller DMA engine reduces CPU load by >40% versus polling-based display updates; 12-bit ADC monitors panel temperature and supply rails. |
| Smart Energy Gateway | Embedded Vision Edge Node |
Use Scenario: Utility-grade metering gateway aggregating data from smart meters (via RS-485/CAN) and transmitting to cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Dual Ethernet MAC connects to LAN and WAN; PRU-ICSS manages CAN FD messaging with precise timestamping aligned to IEEE 1588v1 clock. Use Value: Hardware PTP support enables sub-1μs time synchronization across distributed meters - critical for waveform capture and phase-angle analysis. |
Use Scenario: Low-cost machine vision node performing barcode reading and defect detection on production line conveyors. IC Role / Device Role / Timing Role: Runs OpenCV on ARM core while PRU-ICSS triggers camera exposure and captures image metadata via eCAP/eQEP peripherals. Use Value: 8-channel ADC monitors ambient light and lens focus voltage; SGX530 GPU accelerates histogram equalization and edge detection kernels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3358BZCZD80 | 1-GHz Cortex-A8, 324-ball ZCZ package, dual Ethernet ports fully enabled, -40°C to +90°C rating. | Higher performance for multi-threaded Linux workloads; larger package requires PCB redesign; lacks ZCE's optimized PRU I/O pinout for compact industrial I/O. | Select when needing full dual-Ethernet bandwidth and higher CPU throughput; verify thermal margin for 2.8W TDP. |
| AM3352BZCE30 | 300-MHz Cortex-A8, same ZCE package, identical peripheral set except reduced PRU-ICSS I/O pin count and no graphics accelerator. | Lower power (1.1W typical), suitable for cost-sensitive, non-graphical control applications where PRU real-time tasks are minimal. | Choose for legacy replacement or ultra-low-power gateways where GUI and 3D rendering are unnecessary. |
Compared with AM3356BZCEA60, AM3358BZCZD80 offers 67% higher CPU throughput but requires layout changes and increases thermal design complexity, while AM3352BZCE30 reduces cost and power by 55% at the expense of real-time determinism and graphical capability - making AM3356BZCEA60 the optimal balance for mid-tier industrial HMIs and protocol gateways.
Availability
AM3356BZCEA60 is available at Aetrix Electronics and suitable for industrial HMIs, programmable logic controllers, and embedded gateways requiring stable component supply across 10+ year production lifecycles.
Supply support for AM3356BZCEA60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of industrial IC heritage.
The AM335x Sitara™ processor family was designed specifically for industrial automation, human-machine interfaces, and embedded communications - integrating real-time PRU subsystems, industrial Ethernet support, and Linux-ready architecture.
FAQ
What is the maximum DDR3 speed supported by AM3356BZCEA60?
AM3356BZCEA60 supports DDR3 memory at 400-MHz clock frequency (800-Mbps data rate) via its 16-bit EMIF. This is confirmed in Section 1.1 of the SPRS717L datasheet and validated in the "External Memory Interfaces" subsection under "DDR3: 400-MHz Clock (800-MHz Data Rate)". The ZCE package maintains full DDR3 timing compliance up to this rate with proper PCB layout and termination.
Does AM3356BZCEA60 include hardware crypto acceleration?
Yes, AM3356BZCEA60 includes dedicated hardware accelerators for AES, SHA, and RNG functions as stated in the "Security" section of the datasheet. These modules operate independently of the ARM core and are accessible via TI's Cryptographic Services Library (CSL) in Processor SDK Linux, enabling secure boot, encrypted filesystems, and TLS offload without CPU overhead.
How many PRU-ICSS instances does AM3356BZCEA60 have?
AM3356BZCEA60 contains one PRU-ICSS subsystem with two programmable real-time units (PRU0 and PRU1), each running at 200 MHz. This is explicitly documented in the "Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)" feature list and confirmed in Table 3-1 of the datasheet, where AM3356 is marked as supporting "Features including basic Industrial protocols; ZCE: Limited PRU I/Os pinned out".
What is the operating temperature range for AM3356BZCEA60?
AM3356BZCEA60 is rated for –40°C to +105°C operation, as specified in Table 3-1 of the SPRS717L datasheet under "Operating temperature range" for the AM3356 row. This extended industrial grade enables deployment in uncontrolled environments such as factory floors, outdoor kiosks, and transportation control cabinets without active cooling.
Can AM3356BZCEA60 run Linux operating systems?
Yes, AM3356BZCEA60 is fully supported by TI's Processor SDK Linux, which provides board-support packages, kernel drivers, and Yocto-based build tools. The 600-MHz Cortex-A8 core, 256KB L2 cache, and DDR3 interface meet minimum requirements for real-time Linux distributions including Debian, Ubuntu Core, and Wind River Linux - all validated on AM3356 reference platforms.
AM3356BZCEA60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 298-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 298-NFBGA (13x13)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
AM3356BZCEA60 FAQ
1.How can I place an order for AM3356BZCEA60 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3356BZCEA60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3356BZCEA60 reliable?
The price and inventory of AM3356BZCEA60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3356BZCEA60 is usually 5 days.
3.What payment methods are accepted for AM3356BZCEA60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3356BZCEA60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3356BZCEA60?
AM3356BZCEA60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3356BZCEA60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3356BZCEA60?
For technical support, including AM3356BZCEA60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3356BZCEA60 requirements.
6.How does Aetrix verify that AM3356BZCEA60 is sourced from the original manufacturer or authorized distributors?
All AM3356BZCEA60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3356BZCEA60 meets industry standards.
7.What is the process for return or replacement of AM3356BZCEA60?
All AM3356BZCEA60 units undergo pre-shipment inspection (PSI). If there is an issue with AM3356BZCEA60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3356BZCEA60 part is unused and in its original packaging.
Return procedure for AM3356BZCEA60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3356BZCEA60 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
