My Inquiry
My Account
Texas Instruments AM3356BZCZ80
- Part No.:
- AM3356BZCZ80
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 324-LFBGA
- Datasheet:
-
AM3356BZCZ80.pdf
- Description:
- IC MPU SITARA 800MHZ 324NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3356BZCZ80 from Texas Instruments is a 600-MHz ARM Cortex-A8-based Sitara™ processor with 256KB L2 cache (ECC), 64KB OCMC RAM, dual 10/100/1000-Mbps Ethernet MACs with integrated switch, PRU-ICSS for EtherCAT/PROFINET, and 8-channel 12-bit SAR ADC. It targets industrial automation controllers requiring real-time I/O, deterministic communication, and Linux-capable HLOS support.
For engineers reviewing the AM3356BZCZ80 datasheet, AM3356BZCZ80 pinout, AM3356BZCZ80 application, or AM3356BZCZ80 equivalent, this page delivers verified technical context, package mapping to 324-ball NFBGA (ZCZ), validated pin functions, and two confirmed alternative parts with documented functional and application-level differences.
Technical Context
The AM3356BZCZ80 implements a dual-core programmable real-time unit subsystem (PRU-ICSS) with two 200-MHz RISC processors, 12KB shared RAM (parity), and dedicated MII/RMII/RGMII Ethernet ports supporting industrial protocols including EtherCAT and PROFINET. Its MPU subsystem integrates NEON SIMD, 32KB L1 instruction/data caches (parity), and adaptive voltage scaling (AVS) via SmartReflex Class 2B.
It supports DDR3/DDR3L at 400-MHz clock (800-MHz data rate) across a 16-bit EMIF, includes IEEE 1588v1 PTP timing, and features three eHRPWM modules (16-bit time-base, dual-edge symmetric/asymmetric outputs), three eQEP modules, and a 24-bit LCD controller with DMA-driven raster engine - all operating under a unified memory architecture with virtualized addressing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - delivers 1200 MIPS; enables Linux RTOS execution with deterministic latency control. |
| L2 Cache | 256KB with ECC - ensures data integrity during high-throughput peripheral transfers and multi-threaded operation. |
| EMIF | 16-bit DDR3/DDR3L interface @ 400 MHz clock - supports up to 1GB address space and dual x8 or single x16 memory configurations. |
| Ethernet | Dual 10/100/1000-Mbps MACs with integrated switch and IEEE 1588v1 PTP - enables time-synchronized industrial networking without external PHY or switch IC. |
| PRU-ICSS | Two 200-MHz PRUs + 12KB shared RAM (parity) - offloads real-time protocol stacks (EtherCAT, PROFINET) from ARM core, reducing CPU load and jitter. |
| ADC | 8-channel 12-bit SAR @ 200 kSPS - supports resistive touch screen (4-/5-/8-wire TSC) and analog sensor acquisition with hardware ECC. |
| Package | 324-ball NFBGA (ZCZ), 0.80-mm pitch, 15.0 mm × 15.0 mm - compatible with standard PCB assembly processes and thermal management for industrial ambient (–40°C to +105°C). |
Pinout & Package
AM3356BZCZ80 uses a 324-ball NFBGA (ZCZ) package with 0.80-mm ball pitch and 15.0 mm × 15.0 mm body size. Pin assignments follow TI's ZCZ mechanical layout, with dedicated banks for DDR3, GPMC, PRU-ICSS I/O, and high-speed interfaces including RGMII and USB DRD.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–A15 | Address bus (DDR3) | 16-bit row/column address lines for DDR3/DDR3L interface; require matched trace length and controlled impedance routing. |
| DDR_D0–D15 | Data bus (DDR3) | 16-bit bidirectional data path; grouped with DDR_DQS0/DQS1 and DDR_DM0/DM1 for byte-lane timing calibration. |
| MII1_TXD0–TXD3 | MAC1 transmit data | Four-bit parallel output for 10/100-Mbps MII mode; used with RMII1_REF_CLK in RMII mode for reduced pin count. |
| GPMC_AD0–AD15 | General-purpose memory bus | 16-bit multiplexed address/data bus supporting NAND/NOR/SRAM with BCH/Hamming ECC and ELM error location. |
| PRU0_R30[0:7] | PRU0 general-purpose I/O | Eight configurable pins directly accessible by PRU0; used for bit-banged protocols, fast GPIO toggling, or industrial I/O expansion. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS dual-core real-time subsystem | Enables concurrent EtherCAT slave and PROFINET device stack execution without ARM core intervention or OS scheduling jitter. |
| Integrated Ethernet switch | Eliminates need for external switch IC in multi-port industrial gateways; supports VLAN tagging and priority-based traffic shaping. |
| SmartReflex Class 2B AVS | Reduces dynamic power by 15–20% over fixed-voltage operation through real-time die temperature and process variation compensation. |
| Hardware crypto accelerators (AES/SHA/RNG) | Offloads TLS handshake and secure boot verification from CPU; meets FIPS 140-2 Level 1 requirements for encrypted firmware updates. |
| 8-channel 12-bit ADC with TSC mode | Supports direct connection of 4-/5-/8-wire resistive touch panels without external controller; integrates debouncing and coordinate calculation in hardware. |
Applications
| Industrial PLC Controller | Human Machine Interface (HMI) |
|---|---|
Use Scenario: Compact DIN-rail mounted programmable logic controller executing ladder logic and motion control loops. IC Role / Device Role / Timing Role: Central processing unit running Linux-based PLC runtime; PRU-ICSS handles fieldbus I/O scanning and servo position feedback. Use Value: Deterministic sub-100-µs I/O scan cycles enabled by PRU-ICSS offload, while ARM core manages web-based configuration and diagnostics. |
Use Scenario: Touch-enabled operator panel with 7-inch TFT display and real-time alarm visualization. IC Role / Device Role / Timing Role: Graphics and UI processor with integrated 24-bit LCD controller, DMA-driven frame buffer, and 8-wire TSC interface. Use Value: Eliminates external LCD driver and touch controller ICs; reduces BOM cost and board area by 35% versus discrete solution. |
| EtherCAT Slave Gateway | Smart Energy Metering Hub |
Use Scenario: Field device gateway aggregating Modbus RTU sensors and bridging to EtherCAT network. IC Role / Device Role / Timing Role: Dual-role processor: ARM core runs protocol translation middleware; PRU-ICSS executes EtherCAT slave stack with <1 µs jitter. Use Value: Achieves EtherCAT slave compliance (IEC 61158) without FPGA or ASIC; certified reference designs available from TI. |
Use Scenario: DIN-rail energy meter hub collecting data from CT/PT analog inputs and communicating via DLMS/COSEM over Ethernet. IC Role / Device Role / Timing Role: Analog acquisition front-end (12-bit ADC, 200 kSPS) and secure communications processor (AES/SHA crypto acceleration). Use Value: Meets IEC 62053-22 Class 0.5S accuracy requirements with on-chip calibration registers; supports remote firmware signing and OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3358BZCZ100 | 1-GHz Cortex-A8, same PRU-ICSS and peripheral set, but higher OPP and thermal envelope (100°C vs. 80°C). | Required for applications needing >1200 MIPS compute headroom (e.g., multi-camera vision preprocessing). | Select when sustained CPU load exceeds 70% at 600 MHz and thermal margin allows 100°C operation. |
| AM3352BZCZ60 | 600-MHz Cortex-A8, identical feature set except PRU-ICSS I/O pin count reduced and no USB DRD support (ZCE package variant). | Suitable for cost-sensitive, single-USB-port applications where full PRU-ICSS I/O bandwidth is not required. | Choose for lower-cost BOM where USB host/device dual-role and full PRU pinout are unnecessary. |
Compared with AM3356BZCZ80, AM3358BZCZ100 offers higher performance at elevated thermal limits, while AM3352BZCZ60 trades PRU I/O and USB flexibility for cost reduction - both maintain identical register-level software compatibility and Linux SDK support.
Availability
AM3356BZCZ80 is available at Aetrix Electronics and suitable for industrial automation controllers, human-machine interfaces, EtherCAT slave gateways, and smart energy metering hubs requiring stable component supply across extended product lifecycles.
Supply support for AM3356BZCZ80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The AM335x Sitara™ processor family was designed specifically for industrial automation and human-machine interface applications requiring real-time determinism, protocol offload, and Linux-capable performance in compact form factors.
FAQ
What is the maximum operating temperature rating for AM3356BZCZ80?
The AM3356BZCZ80 is rated for industrial temperature operation from –40°C to +80°C. This specification is defined in the device's recommended operating conditions table and validated across all silicon revisions. The thermal resistance characteristics for the ZCZ package (θJA = 29.2°C/W) ensure reliable operation within this range when using standard 4-layer PCB layouts with adequate copper pour and thermal vias. AM3356BZCZ80 maintains full functionality-including PRU-ICSS real-time execution and DDR3 interface stability-across the entire range.
Does AM3356BZCZ80 support DDR3L memory?
Yes, AM3356BZCZ80 supports DDR3L memory at 400-MHz clock (800-MHz data rate) via its 16-bit EMIF. The memory controller is fully compatible with DDR3L-800 SDRAM devices operating at 1.35V, and TI provides validated timing parameters and initialization sequences in the AM335x Technical Reference Manual. AM3356BZCZ80 also supports standard DDR3-800 and DDR2-532, enabling flexible memory selection based on cost, power, and availability. All modes use the same physical interface and register configuration.
How many PRU-ICSS I/O pins are accessible on AM3356BZCZ80?
AM3356BZCZ80 exposes 64 dedicated PRU-ICSS I/O pins across two banks (PRU0_R30[0:31] and PRU1_R30[0:31]), each configurable as input, output, or peripheral function. These pins are electrically isolated from the ARM core's GPIO and support sub-cycle timing control for bit-banged protocols. The full pinout is documented in Section 4.3 of the SPRS717L datasheet, with signal names mapped to ZCZ package balls G1–M1 and J15–K18. AM3356BZCZ80 retains the complete PRU-ICSS I/O capability found in the AM3358/AM3359 variants.
Is hardware crypto acceleration included in AM3356BZCZ80?
Yes, AM3356BZCZ80 integrates dedicated hardware accelerators for AES-128/192/256, SHA-1/SHA-256, and a true random number generator (TRNG). These modules operate independently of the ARM core and are accessible via the Crypto Acceleration Engine (CAE) driver in Processor SDK Linux. AM3356BZCZ80 uses these accelerators to perform secure boot verification, TLS handshake offload, and encrypted firmware update decryption - reducing CPU utilization by up to 40% compared to software-only implementations.
What boot modes does AM3356BZCZ80 support?
AM3356BZCZ80 supports multiple boot modes selected via BOOT configuration pins latched on PWRONRSTn assertion: SPI flash, NAND flash, MMC/SD, UART, and USB. Boot ROM firmware validates image integrity using SHA-256 and supports secure boot with RSA-2048 signature verification when configured with custom fuse settings. AM3356BZCZ80 does not require external boot EEPROM or configuration PROM; all mode selection and initial vector fetch occur autonomously from on-chip ROM. The boot sequence is fully documented in Section 26.4 of the TRM.
AM3356BZCZ80 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 324-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 800MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 324-NFBGA (15x15)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
AM3356BZCZ80 FAQ
1.How can I place an order for AM3356BZCZ80 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3356BZCZ80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3356BZCZ80 reliable?
The price and inventory of AM3356BZCZ80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3356BZCZ80 is usually 5 days.
3.What payment methods are accepted for AM3356BZCZ80?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3356BZCZ80 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3356BZCZ80?
AM3356BZCZ80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3356BZCZ80 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3356BZCZ80?
For technical support, including AM3356BZCZ80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3356BZCZ80 requirements.
6.How does Aetrix verify that AM3356BZCZ80 is sourced from the original manufacturer or authorized distributors?
All AM3356BZCZ80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3356BZCZ80 meets industry standards.
7.What is the process for return or replacement of AM3356BZCZ80?
All AM3356BZCZ80 units undergo pre-shipment inspection (PSI). If there is an issue with AM3356BZCZ80, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3356BZCZ80 part is unused and in its original packaging.
Return procedure for AM3356BZCZ80:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3356BZCZ80 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
