My Inquiry
My Account
Texas Instruments AM3356BZCZD60
- Part No.:
- AM3356BZCZD60
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 324-LFBGA
- Datasheet:
-
AM3356BZCZD60.pdf
- Description:
- IC MPU SITARA 600MHZ 324NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:199
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3356BZCZD60 from Texas Instruments is a 600-MHz ARM Cortex-A8-based Sitara™ processor with 256KB L2 cache (ECC), PRU-ICSS for industrial Ethernet protocols (EtherCAT, PROFINET), dual 1-Gbps Ethernet MACs with integrated switch, and 8-channel 12-bit SAR ADC. It integrates PowerVR SGX530 graphics, USB 2.0 DRD, CAN v2.0, and supports DDR3/DDR3L at 400 MHz (800 Mbps data rate) in industrial automation control systems.
For engineers reviewing the AM3356BZCZD60 datasheet, AM3356BZCZD60 pinout, AM3356BZCZD60 application, or AM3356BZCZD60 equivalent, this page delivers verified specifications, ZCZ-package ball map, real-time industrial protocol support, thermal rating (–40°C to 105°C), and validated alternative parts for embedded HLOS designs requiring deterministic I/O and secure boot capability.
Technical Context
The AM3356BZCZD60 implements a dual-core programmable real-time unit subsystem (PRU-ICSS) with two 200-MHz RISC engines, 12KB shared RAM, and dedicated MII/RMII/RGMII ports enabling concurrent EtherCAT and PROFINET stack execution independent of the Cortex-A8 core. Its PRCM module provides SmartReflex Class 2B adaptive voltage scaling and five ADPLLs for precise clock generation across MPU, DDR, USB, and peripheral domains.
It features a 16-bit external memory interface supporting LPDDR, DDR2, DDR3, and DDR3L up to 1 GB address space, plus GPMC with BCH-based ECC for NAND/NOR flash. The device includes IEEE 1588v1 PTP support in both EMACs, hardware crypto accelerators (AES/SHA/RNG), and a 24-bit LCD controller with DMA-driven raster engine.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - delivers 1200 MIPS with NEON SIMD and 32KB/32KB L1 cache (parity) |
| L2 Cache | 256KB with ECC - ensures data integrity for real-time OS kernel and critical firmware execution |
| Memory Interface | 16-bit DDR3/DDR3L @ 400 MHz (800 Mbps) - supports 1 GB addressable space with single x16 or dual x8 configuration |
| PRU-ICSS | Dual 200-MHz PRUs + 12KB shared RAM - enables offload of time-critical industrial protocol stacks without CPU intervention |
| ADC | 8-channel 12-bit SAR @ 200 kSPS - configurable as resistive touch screen controller (4-/5-/8-wire) for HMI panels |
| Thermal Range | –40°C to +105°C - qualified for extended industrial environments including factory floor controllers and motor drives |
| Ethernet | Dual 10/100/1000-Mbps EMACs with IEEE 1588v1 PTP and integrated switch - supports redundant ring topologies and precise time-synchronized motion control |
Pinout & Package
AM3356BZCZD60 uses a 324-ball NFBGA (ZCZ suffix) package with 0.80-mm ball pitch and 15.0 mm × 15.0 mm body size. Ball assignment follows TI's standardized ZCZ pin map, with dedicated banks for DDR3, GPMC, PRU-ICSS I/O, and high-speed interfaces including RGMII and USB PHY.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–A15 | Address bus (16-bit) | Directly connects to DDR3 SDRAM row/column address lines; requires matched trace length for timing compliance at 400 MHz |
| DDR_D0–D15 | Data bus (16-bit) | Bi-directional data path with DDR_DQS0/DQS1 strobes; supports 800 Mbps data rate with on-die termination calibration |
| MII1_TXD0–TXD3 | PRU-ICSS Ethernet TX data | Hardwired to PRU-ICSS MII port 1; enables deterministic EtherCAT frame transmission with sub-microsecond jitter |
| USB0_DRVVBUS | USB OTG VBUS control | Drives external VBUS switch for dual-role device operation; supports battery-powered field service tools |
| AIN0–AIN7 | Analog input multiplexer | Routes to internal 12-bit SAR ADC; supports simultaneous sampling via PRU-triggered sequencing for sensor fusion |
| PWRONRSTn | Power-on reset input | Asynchronous active-low reset signal latched at power-up; used to configure boot mode via strap pins |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS dual-core real-time subsystem | Enables concurrent execution of EtherCAT slave and PROFINET IRT stacks with <1 µs I/O latency, independent of Linux kernel scheduling |
| Hardware crypto acceleration | AES-128/256, SHA-1/256, and TRNG modules reduce CPU load by >90% for TLS handshake and secure firmware update operations |
| IEEE 1588v1 Precision Time Protocol | Hardware timestamping in both EMACs achieves ±50 ns clock synchronization accuracy for distributed motion control networks |
| SmartReflex Class 2B AVS | Dynamic voltage/frequency scaling adapts core voltage to process corner and die temperature, reducing active power by up to 35% at 600 MHz |
| GPMC with BCH ECC | Supports 4-/8-/16-bit error correction per 512-byte block for NAND flash reliability in unattended industrial gateways |
Applications
| Industrial PLC Controller | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Compact DIN-rail-mounted programmable logic controller executing ladder logic and motion control loops in packaging machinery. IC Role / Device Role / Timing Role: AM3356BZCZD60 serves as main application processor running Linux RT, while PRU-ICSS handles real-time I/O scanning and EtherCAT slave communication. Use Value: Dual EMACs with IEEE 1588v1 enable synchronized servo axis control across multiple drives; 600-MHz Cortex-A8 provides sufficient headroom for web-based configuration UI and OPC UA server. |
Use Scenario: Touch-enabled operator panel with graphical display, local data logging, and remote diagnostics via cellular modem. IC Role / Device Role / Timing Role: AM3356BZCZD60 integrates LCD controller, 8-channel ADC for resistive touch, and dual USB for firmware updates and debug access. Use Value: On-chip 24-bit LCD controller with DMA engine eliminates external frame buffer memory; 12-bit ADC resolution supports accurate stylus position detection on 10-inch displays. |
| Smart Energy Gateway | Factory Automation Edge Node |
Use Scenario: Substation gateway aggregating Modbus RTU data from meters and converting to MQTT/HTTPS for cloud telemetry. IC Role / Device Role / Timing Role: AM3356BZCZD60 runs dual-network stack (RS-485 UART + Wi-Fi/Ethernet), performs AES-256 encryption, and manages secure boot chain. Use Value: Hardware crypto accelerators cut TLS encryption latency by 70%; GPMC interface enables local NAND storage for offline log retention during network outages. |
Use Scenario: Distributed I/O module with analog/digital inputs, PWM outputs, and industrial Ethernet connectivity for robotic cell monitoring. IC Role / Device Role / Timing Role: AM3356BZCZD60 acts as protocol translator between legacy fieldbus (CAN) and modern TSN-capable Ethernet backbone. Use Value: Two CAN v2.0 ports interface with servo drives and safety controllers; eHRPWM modules generate precise 16-bit PWM waveforms for LED status indicators and analog output simulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3358BZCZD80 | 1-GHz Cortex-A8, same ZCZ package, identical peripheral set but higher frequency grade | Requires higher power delivery and thermal management; suitable for compute-intensive UI rendering or multi-protocol gateway tasks | Select when >1200 MIPS or higher DDR3 bandwidth (>800 Mbps) is required; verify PCB thermal design and voltage regulator stability. |
| AM3356BZCED60 | Same 600-MHz core and feature set, but in 298-ball ZCE package (0.65-mm pitch, 13×13 mm) | Smaller footprint and lower I/O count; fewer PRU-ICSS pins exposed, limiting industrial protocol pinout flexibility | Choose for space-constrained designs where full PRU I/O is not needed; confirm DDR3 routing feasibility with reduced ball count. |
Compared with AM3356BZCZD60, AM3358BZCZD80 offers higher throughput at increased power cost, while AM3356BZCED60 trades package size for reduced I/O availability-both require revalidation of DDR3 layout, thermal solution, and PRU-ICSS pin mapping.
Availability
AM3356BZCZD60 is available at Aetrix Electronics and suitable for industrial automation controllers, human-machine interfaces, smart energy gateways, and factory edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AM3356BZCZD60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 50 years of industrial-grade product leadership.
The AM335x Sitara™ processor family targets industrial automation, building control, and medical devices requiring real-time determinism, graphics capability, and secure boot-AM3356BZCZD60 specifically balances performance, power, and peripheral integration for cost-sensitive edge nodes.
FAQ
What is the maximum DDR3 data rate supported by AM3356BZCZD60?
AM3356BZCZD60 supports DDR3 and DDR3L at 400 MHz clock frequency, delivering an 800 Mbps data rate on its 16-bit bus. This is confirmed in the SPRS717L datasheet Section 1.1 under External Memory Interfaces, and applies specifically to the ZCZ package variant. The device supports one x16 or two x8 memory configurations with up to 1 GB total addressable space.
Does AM3356BZCZD60 include hardware cryptographic acceleration?
Yes, AM3356BZCZD60 integrates dedicated hardware accelerators for AES-128/256, SHA-1/256, and a true random number generator (TRNG). These modules operate independently of the Cortex-A8 core and are documented in the Security section of the SPRS717L datasheet. They enable efficient TLS 1.2 handshakes and secure firmware updates without consuming CPU cycles.
What industrial Ethernet protocols does AM3356BZCZD60 support natively?
AM3356BZCZD60 supports EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, and Ethernet Powerlink through its programmable real-time unit subsystem (PRU-ICSS). The PRU-ICSS contains two 200-MHz RISC cores with dedicated MII/RMII/RGMII ports and 12KB shared RAM-enabling protocol stack execution with sub-microsecond I/O latency, independent of the main ARM core.
What is the operating temperature range for AM3356BZCZD60?
AM3356BZCZD60 is rated for –40°C to +105°C, as specified in Table 3-1 of the SPRS717L datasheet under Operating Temperature Range for the AM3356 device in ZCZ package. This extended industrial grade qualifies it for deployment in factory automation cabinets, outdoor energy gateways, and motor drive enclosures without forced cooling.
How many analog input channels does the integrated ADC in AM3356BZCZD60 support?
The AM3356BZCZD60 integrates a 12-bit successive approximation register (SAR) ADC with eight analog input channels (AIN0–AIN7), capable of 200 kSPS sampling. It can be configured as a 4-wire, 5-wire, or 8-wire resistive touch screen controller, and is documented in Section 1.1 and Table 5-10 of the SPRS717L datasheet.
AM3356BZCZD60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 324-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 324-NFBGA (15x15)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
AM3356BZCZD60 FAQ
1.How can I place an order for AM3356BZCZD60 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3356BZCZD60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3356BZCZD60 reliable?
The price and inventory of AM3356BZCZD60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3356BZCZD60 is usually 5 days.
3.What payment methods are accepted for AM3356BZCZD60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3356BZCZD60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3356BZCZD60?
AM3356BZCZD60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3356BZCZD60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3356BZCZD60?
For technical support, including AM3356BZCZD60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3356BZCZD60 requirements.
6.How does Aetrix verify that AM3356BZCZD60 is sourced from the original manufacturer or authorized distributors?
All AM3356BZCZD60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3356BZCZD60 meets industry standards.
7.What is the process for return or replacement of AM3356BZCZD60?
All AM3356BZCZD60 units undergo pre-shipment inspection (PSI). If there is an issue with AM3356BZCZD60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3356BZCZD60 part is unused and in its original packaging.
Return procedure for AM3356BZCZD60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3356BZCZD60 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
