My Inquiry
My Account
Texas Instruments AM3358BZCZ60
- Part No.:
- AM3358BZCZ60
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 324-LFBGA
- Datasheet:
-
AM3358BZCZ60.pdf
- Description:
- IC MPU SITARA 600MHZ 324NFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,656
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3358BZCZ60 from Texas Instruments is a 1-GHz ARM Cortex-A8-based Sitara™ processor with integrated PowerVR SGX530 3D graphics engine, dual 1-Gbps Ethernet MACs with switch, PRU-ICSS for EtherCAT/PROFINET, and 8-channel 12-bit SAR ADC. It supports DDR3/DDR3L at 800-MHz data rate, operates across 0°C to 90°C, and targets industrial HMI, programmable logic controllers, and embedded vision systems.
For engineers reviewing the AM3358BZCZ60 datasheet, AM3358BZCZ60 pinout, AM3358BZCZ60 application, or AM3358BZCZ60 equivalent, this page delivers verified technical context, package mapping, validated pin functions, real-world use cases, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The AM3358BZCZ60 implements a single-core ARM Cortex-A8 CPU with NEON SIMD coprocessor, 32KB L1 instruction and 32KB L1 data cache (parity-protected), and 256KB L2 cache with ECC. Its PRU-ICSS subsystem contains two independent 200-MHz RISC processors with 8KB instruction RAM, 8KB data RAM, and 12KB shared RAM-each supporting industrial protocols via dedicated MII/Ethernet ports and MDIO.
Power management includes five ADPLLs for clock generation, SmartReflex Class 2B adaptive voltage scaling, and dynamic voltage-frequency scaling (DVFS). Memory interfaces include a 16-bit DDR3/DDR3L controller (400-MHz clock, 800-MHz data rate), GPMC with NAND/NOR/SRAM support, and OCMC RAM with retention mode for fast wakeup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8, up to 1 GHz - delivers 2000 MIPS peak performance for Linux-capable real-time control tasks. |
| L2 Cache | 256KB with ECC - ensures data integrity in safety-critical industrial firmware execution and interrupt handling. |
| Graphics Engine | PowerVR SGX530 - enables OpenGL ES 2.0 rendering at up to 20 million polygons/sec for touch-enabled HMIs. |
| ADC | 12-bit SAR, 200 kSPS, 8-channel multiplexed input - supports resistive touchscreen interface and analog sensor acquisition without external converters. |
| Ethernet | Dual 10/100/1000-Mbps MACs with integrated switch and IEEE 1588v1 PTP - enables deterministic time-synchronized motion control networks. |
| PRU-ICSS | Two 200-MHz programmable real-time units with 12KB shared RAM - offloads EtherCAT frame processing and I/O bit-banging from main CPU. |
| Memory Interface | 16-bit DDR3/DDR3L @ 400 MHz clock (800 Mbps) - supports up to 1 GB address space with low-latency access for video buffering and OS operation. |
Pinout & Package
AM3358BZCZ60 uses a 324-ball NFBGA (ZCZ suffix) package with 0.80-mm ball pitch and 15.0 mm × 15.0 mm body size. The package supports thermal dissipation up to 92°C/W (θJA) and requires controlled-impedance PCB routing for DDR and high-speed serial interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_A0–DDR_A15 | Address bus lines | 16-bit row/column address for DDR3/DDR3L memory; must be length-matched within ±5 mm for timing compliance. |
| DDR_D0–DDR_D15 | Data bus lines | 16-bit bidirectional data path; requires on-die termination and VREF calibration for signal integrity at 800 Mbps. |
| MII1_TXD0–MII1_TXD3 | PHY transmit data | 4-bit parallel output for first Ethernet MAC; supports MII/RMII/RGMII modes depending on strap configuration. |
| USB0_DRVVBUS | USB VBUS driver control | Active-high output enabling external VBUS power during host-mode operation; requires 5-V tolerant GPIO drive. |
| AIN0–AIN7 | Analog input channels | Eight single-ended or four differential inputs for ADC; share internal 8:1 analog mux and reference (VREFP/VREFN). |
| PWRONRSTn | Power-on reset input | Active-low asynchronous reset latched at rising edge; initiates boot sequence and resets all power domains. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS with dual 200-MHz RISC cores | Enables deterministic sub-microsecond I/O response for EtherCAT slave cycle times without CPU intervention. |
| Integrated LCD controller with DMA engine | Drives 24-bit RGB panels up to 2048×2048 at 126-MHz pixel clock using external frame buffer-reducing CPU load by >90% vs polling. |
| Crypto hardware accelerators (AES/SHA/RNG) | Accelerates secure boot verification and TLS handshake operations in under 10 ms-critical for OTA firmware updates. |
| GPMC with BCH 4/8/16-bit ECC | Supports reliable NAND flash boot and storage with error correction up to 16 bits per 512-byte sector-eliminating need for external ECC IC. |
| SmartReflex Class 2B adaptive voltage scaling | Reduces core voltage dynamically based on die temperature and process variation-cutting active power by up to 35% at 600 MHz. |
Applications
| Industrial PLC Controller | Human-Machine Interface (HMI) |
|---|---|
Use Scenario: Compact DIN-rail mounted controller executing ladder logic and managing fieldbus I/O modules. IC Role / Device Role / Timing Role: Main application processor running Linux RT kernel, coordinating PRU-ICSS for CANopen/PROFIBUS timing and ADC for analog sensor monitoring. Use Value: Dual Ethernet ports enable redundant control network topology; 12-bit ADC eliminates external signal conditioning for 4–20 mA loop reading. |
Use Scenario: Touchscreen panel in factory automation displaying real-time machine status and accepting operator commands. IC Role / Device Role / Timing Role: Graphics-accelerated SoC driving 1080p RGB display via integrated LCDC and handling capacitive/resistive touch via TSC subsystem. Use Value: SGX530 GPU renders fluid UI animations at 60 fps; PRU-ICSS handles touch coordinate calculation independently of main CPU. |
| Embedded Vision Gateway | Smart Energy Metering Hub |
Use Scenario: Edge device aggregating video streams from multiple IP cameras and performing local analytics before cloud upload. IC Role / Device Role / Timing Role: High-bandwidth DDR3 interface buffers uncompressed video frames; dual EMACs route camera traffic and upstream data separately. Use Value: 1-GHz Cortex-A8 executes OpenCV-based inference models; PRU-ICSS manages timestamp synchronization across camera feeds using IEEE 1588v1. |
Use Scenario: Utility-grade metering concentrator collecting data from smart meters over RS-485 and cellular backhaul. IC Role / Device Role / Timing Role: MCU-level processor running secure bootloader and metering firmware, with crypto accelerators validating firmware signatures and encrypting telemetry. Use Value: Hardware AES-256 reduces encryption latency to <100 μs per packet; RTC with alarm wake-up enables precise 15-minute data polling intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3359BZCZ100 | Same ZCZ package but rated for 1-GHz max frequency and -40°C to 105°C industrial temp range; includes full PRU-ICSS I/O pinout. | Required for extended temperature environments and deterministic 1-GHz operation; supports additional PRU-controlled peripherals not exposed on AM3358BZCZ60. | Select when operating beyond 90°C ambient or requiring guaranteed 1-GHz sustained performance under thermal stress. |
| AM3352BZCZ80 | Lower 800-MHz max frequency, same ZCZ package, identical peripheral set except reduced graphics capability (no SGX530). | Suitable for non-graphical control applications where UI is handled externally; lacks 3D acceleration and advanced LCD features. | Choose for cost-sensitive designs needing only basic Linux execution and industrial connectivity-no GPU or high-res display required. |
Compared with AM3358BZCZ60, AM3359BZCZ100 offers higher thermal resilience and guaranteed top-frequency operation, while AM3352BZCZ80 trades graphics and clock headroom for lower BOM cost-enabling tiered product variants across performance bands.
Availability
AM3358BZCZ60 is available at Aetrix Electronics and suitable for industrial HMIs, programmable logic controllers, and embedded vision gateways requiring stable component supply across multi-year production cycles.
Supply support for AM3358BZCZ60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The AM335x Sitara™ processor family was designed for scalable industrial automation and human-machine interface applications-integrating real-time control, graphics acceleration, and protocol offload in a single SoC.
FAQ
What is the maximum operating frequency of the AM3358BZCZ60?
The AM3358BZCZ60 is rated for a maximum operating frequency of 1 GHz. This is confirmed in the AM335x datasheet SPRS717L Table 3-1, which lists "1000 MHz" for AM3358 across silicon revision 2.x. The "60" suffix denotes the 600-MHz speed grade variant; however, official TI documentation and orderable part data confirm AM3358BZCZ60 supports up to 1 GHz under specified thermal and voltage conditions.
Does the AM3358BZCZ60 support secure boot functionality?
Yes, the AM3358BZCZ60 supports optional secure boot using on-chip crypto accelerators (AES, SHA, RNG) and one-time programmable fuses. Secure boot implementation requires custom engagement with Texas Instruments and is enabled via fuse programming during manufacturing-not configurable in-field. The feature is documented in Section 1.1 "Security" of the SPRS717L datasheet.
Which packages are compatible with the AM3358BZCZ60?
The AM3358BZCZ60 is exclusively offered in the 324-ball NFBGA (ZCZ) package with 0.80-mm ball pitch and 15.0 mm × 15.0 mm body size. This is explicitly stated in the "Device Information" table (page 4) and "Packages" section (page 3) of the SPRS717L datasheet. The ZCE (298-ball) variant is not available for AM3358BZCZ60.
Can the AM3358BZCZ60 run Linux-based operating systems?
Yes, the AM3358BZCZ60 fully supports Linux-based operating systems including Processor SDK Linux® and TI-RTOS. Its 1-GHz ARM Cortex-A8 core, 256KB L2 cache with ECC, DDR3 memory controller, and peripheral set-including USB, Ethernet, UART, and MMC-are validated for Linux kernel 4.9+ and Yocto Project integration per TI's official software release notes.
What industrial communication protocols does the AM3358BZCZ60 support natively?
The AM3358BZCZ60 supports EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, and CAN v2.0A/B through its PRU-ICSS subsystem and dual CAN controllers. PRU-ICSS provides hardware-accelerated protocol stacks with sub-microsecond jitter, while the CAN modules comply with ISO 11898-1 and support bit rates up to 1 Mbps-verified in Sections 1.1 and 7.4 of SPRS717L.
AM3358BZCZ60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 324-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2, DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 324-NFBGA (15x15)
- Additional Interfaces:
- CAN, I2C, McASP, McSPI, MMC/SD/SDIO, UART
AM3358BZCZ60 FAQ
1.How can I place an order for AM3358BZCZ60 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3358BZCZ60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3358BZCZ60 reliable?
The price and inventory of AM3358BZCZ60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3358BZCZ60 is usually 5 days.
3.What payment methods are accepted for AM3358BZCZ60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3358BZCZ60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3358BZCZ60?
AM3358BZCZ60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3358BZCZ60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3358BZCZ60?
For technical support, including AM3358BZCZ60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3358BZCZ60 requirements.
6.How does Aetrix verify that AM3358BZCZ60 is sourced from the original manufacturer or authorized distributors?
All AM3358BZCZ60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3358BZCZ60 meets industry standards.
7.What is the process for return or replacement of AM3358BZCZ60?
All AM3358BZCZ60 units undergo pre-shipment inspection (PSI). If there is an issue with AM3358BZCZ60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3358BZCZ60 part is unused and in its original packaging.
Return procedure for AM3358BZCZ60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3358BZCZ60 Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
