Texas Instruments AM3517AZCNA
- Part No.:
- AM3517AZCNA
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 491-LFBGA
- Datasheet:
-
AM3517AZCNA.pdf
- Description:
- IC MPU SITARA 600MHZ 491NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,552
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3517AZCNA from Texas Instruments is a 600-MHz ARM Cortex-A8 microprocessor with PowerVR SGX graphics acceleration, DDR2/mDDR memory interface, dual-display subsystem (RGB + CVBS/S-Video), and integrated peripherals including USB OTG, EMAC, CAN, and VPFE video input. It targets industrial HMI, digital signage, and portable media players requiring Linux/Android support and real-time multimedia processing.
For engineers reviewing the AM3517AZCNA datasheet, AM3517AZCNA pinout, AM3517AZCNA application, or AM3517AZCNA equivalent, this page provides verified technical context, validated package mapping (491-pin NFBGA, 17.1 × 17.1 mm), confirmed pin functions per TI SPRS550F Rev F, and two documented alternative Sitara processors for display- and connectivity-focused embedded designs.
Technical Context
The AM3517AZCNA integrates an in-order, dual-issue, superscalar ARM Cortex-A8 core with NEON SIMD and VFP coprocessors, 256KB L2 cache, and Jazelle RCT execution environment. Its memory subsystem includes a 166-MHz 16-/32-bit SDRC controller supporting up to 1GB DDR2/mDDR and a 16-bit GPMC with 128MB per chip-select for NAND/NOR/Flash/SRAM.
Graphics and display are handled by the dedicated PowerVR SGX accelerator (AM3517-only) and a dual-output 3-layer display processor supporting NTSC/PAL, RGB up to 24-bit, rotation (90°/180°/270°), and temporal dithering. The VPFE front-end accepts 16-bit HD video at up to 75 MHz pixel clock with REC656/YCbCr422 support and hardware clamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8, 600 MHz, little-endian, with NEON SIMD and VFP coprocessor - enables Linux/Android OS execution and real-time signal processing. |
| Graphics Acceleration | PowerVR SGX subsystem delivering up to 10 MPoly/sec - offloads 3D rendering and UI compositing from CPU for smooth HMI and gaming effects. |
| Memory Interface | SDRC: 166-MHz DDR2/mDDR, 1GB addressable space; GPMC: 16-bit multiplexed bus, 8 chip-selects, 128MB each - supports bootable NAND, high-speed Flash, and external frame buffers. |
| Display Outputs | Dual parallel outputs: RGB (up to 24-bit) + CVBS/S-Video (NTSC/PAL); supports dual LCD panels and RFBI interfaces - enables split-screen HMIs and legacy video playback. |
| Video Input | VPFE 16-bit CCDC port with 75-MHz max pixel clock, REC656/YCbCr422 support, optical black clamping, and 10→8-bit A-law compression - captures HD video directly without external preprocessing. |
| Peripherals | USB OTG + 3-port USB host, 10/100 EMAC, HECC CAN, 4x UART (1 with IrDA/CIR), 5x McBSP (2 with sidetone), 4x McSPI, 186 GPIO - integrates connectivity, audio, and industrial I/O in one SoC. |
| Package & Process | NFBGA-491 (17.1 × 17.1 mm, 0.65-mm pitch), 65-nm CMOS - compatible with standard BGA reflow profiles and suitable for compact industrial PCB layouts. |
Pinout & Package
AM3517AZCNA uses a 491-ball NFBGA (ZCN suffix) with 0.65-mm pitch and Via Channel™ array technology. Ball layout is organized in four quadrants (A–D); power domains include VDD_CORE (1.2 V), VDDS (1.8 V), VDDSHV (3.3 V), and analog supplies (VDDA_DAC, VDDA1P8V_USBPHY). All NC balls must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDRC_D0–D31 | DDR2/mDDR Data Bus | 32-bit bidirectional data path synchronized to SDRC_CLK; requires matched trace lengths and SSTL_18 termination for stable 166-MHz operation. |
| SDRC_A0–A14, BA0–BA2 | DDR2/mDDR Address & Bank | 15-bit row + 3-bit bank addressing; driven on rising edge of SDRC_CLK; critical for memory initialization timing compliance. |
| DSS_DATA0–DSS_DATA23 | Parallel RGB + YUV Display Bus | 24-bit RGB or 16-bit YCbCr output; DSS_PCLK, DSS_HSYNC, DSS_VSYNC, DSS_ACBIAS control timing and bias - drives native LCD or video encoder ICs. |
| CCDC_DATA0–CCDC_DATA7 | VPFE Video Input Data | 8/10/12/16-bit parallel video capture bus; CCDC_PCLK, CCDC_HD, CCDC_VD, CCDC_FIELD define sampling window - connects directly to CMOS image sensors. |
| USB0_DP / USB0_DM | USB OTG Differential Pair | Full-speed (12 Mbps) or high-speed (480 Mbps) PHY interface; requires 90-Ω differential impedance and <100-ps skew for reliable enumeration. |
| JTAG_TCK / TMS / TDI / TDO / RTCK / EMU0/1 | IEEE-1149.1 Debug Interface | Supports non-invasive ETM tracing and boundary-scan testing; RTCK enables adaptive clocking for variable-core-frequency debugging. |
Key Features
| Feature | Design Value |
|---|---|
| PowerVR SGX Graphics Engine | Tile-based architecture with universal scalable shader engine enables OpenGL ES 1.1/2.0 and OpenVG 1.0 acceleration - reduces CPU load for animated UIs and 2D/3D overlays. |
| Dual-Output Display Subsystem | Three-layer composition (1 graphics + 2 video) with rotation, resize (1/4× to 8×), color space conversion, and alpha blending - supports multi-zone displays and picture-in-picture without external FPGA. |
| Video Processing Front End (VPFE) | Hardware digital clamping, black level compensation, and 10→8-bit A-law compression - eliminates need for external video ADC or preprocessor in camera modules. |
| System DMA Controller | 32-channel sDMA with configurable priority and scatter-gather support - enables zero-CPU-copy transfers between VPFE, display, USB, and memory for low-latency video pipelines. |
| Flexible Memory Controllers | SDRC with SMS scheduler + GPMC with glueless NAND/NOR/Flash support - allows boot-from-NAND, dual-boot capability, and direct interface to FPGA/CPLD logic without address decoding logic. |
Applications
| Industrial Human-Machine Interface | Digital Signage Player |
|---|---|
Use Scenario: Touch-enabled factory floor panel displaying real-time machine status, alarms, and maintenance logs. IC Role / Device Role / Timing Role: AM3517AZCNA serves as main application processor running Linux Qt-based UI, driving 7-inch RGB LCD while capturing operator gestures via USB HID and logging data to NAND flash. Use Value: Integrated VPFE and dual-display engine enable simultaneous local screen rendering and remote video feed overlay without external video decoder or compositor IC. |
Use Scenario: Wall-mounted retail kiosk playing dynamic ads, product demos, and live inventory updates across multiple stores. IC Role / Device Role / Timing Role: AM3517AZCNA executes Android-based media player, decodes H.264 video in software, and outputs composite NTSC to legacy CRT displays while streaming analytics over EMAC. Use Value: On-chip NTSC/PAL DAC and S-Video output eliminate external video encoder, reducing BOM cost and board area in cost-sensitive signage deployments. |
| Portable Media Player | Smart White Goods Control Panel |
Use Scenario: Battery-powered handheld device playing HD video, music, and games with responsive touchscreen UI. IC Role / Device Role / Timing Role: AM3517AZCNA runs Android OS, leverages PowerVR SGX for GPU-accelerated video decode and 3D game rendering, and manages power states via PRCM subsystem. Use Value: NEON SIMD and VFP coprocessors accelerate audio codecs and image processing, while 256KB L2 cache improves instruction throughput for multitasking workloads. |
Use Scenario: Refrigerator control panel with animated temperature display, Wi-Fi connectivity, and voice-command interface. IC Role / Device Role / Timing Role: AM3517AZCNA acts as central controller executing real-time sensor fusion (temp/humidity), driving segmented LCD and RGB backlight, and managing USB-hosted firmware updates. Use Value: 186 GPIOs and integrated HECC CAN support direct connection to compressor drivers, door sensors, and inverter modules - eliminating discrete I/O expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based multimedia processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3505AZCNA | No PowerVR SGX graphics accelerator; identical CPU, memory, and peripheral set otherwise. | Suitable for non-graphic-intensive applications like industrial gateways or headless controllers where display rendering is handled externally. | Select AM3505AZCNA when 3D UI acceleration is unnecessary and cost reduction is prioritized over on-chip GPU capability. |
| AM3715BZCNA | Higher 1-GHz ARM Cortex-A8 core; enhanced PowerVR SGX530 (vs. SGX530 in AM3517); same ZCN package footprint. | Better suited for demanding multimedia applications such as HD video editing or complex OpenGL ES 2.0 UIs requiring higher compute throughput. | Choose AM3715BZCNA when sustained CPU/GPU performance exceeds AM3517AZCNA's 600-MHz limit and thermal budget permits higher power draw. |
Compared with AM3505AZCNA, AM3517AZCNA adds essential graphics acceleration for embedded displays; versus AM3715BZCNA, it trades peak frequency and GPU generation for lower power and mature qualification - making AM3517AZCNA optimal for balanced industrial multimedia designs.
Availability
AM3517AZCNA is available at Aetrix Electronics and suitable for industrial automation, digital signage, and portable media player designs requiring stable component supply, long-term manufacturability, and Linux/Android BSP support.
Supply support for AM3517AZCNA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with decades of industrial-grade reliability validation.
The AM3517AZCNA belongs to TI's Sitara™ ARM processor family, designed specifically for cost-sensitive, high-performance embedded applications requiring rich multimedia, industrial connectivity, and real-time OS support - not general-purpose computing.
FAQ
What operating systems are officially supported on the AM3517AZCNA?
The AM3517AZCNA is validated for Linux (including TI's Arago and mainline kernels), Windows CE, and Android platforms. TI provides full BSPs with drivers for all major peripherals - USB, EMAC, display, VPFE, and PowerVR SGX - enabling rapid bring-up of production-ready firmware stacks for the AM3517AZCNA.
Does the AM3517AZCNA support booting from NAND flash?
Yes, the AM3517AZCNA supports NAND boot via its General Purpose Memory Controller (GPMC) with built-in Hamming ECC calculation. The ROM bootloader initializes NAND, loads SPL (Secondary Program Loader), and executes U-Boot or custom firmware - a fully documented flow for the AM3517AZCNA in TI's SPRUH52.
What is the maximum resolution supported by the AM3517AZCNA's display subsystem?
The AM3517AZCNA's display subsystem supports up to WXGA (1280×800) via RGB interface and full HD (1920×1080i) via NTSC/PAL composite output. Its dual-panel capability and 24-bit RGB bus allow concurrent driving of primary LCD and secondary video overlay - confirmed in Section 1.1 of the AM3517AZCNA datasheet SPRS550F.
How does the AM3517AZCNA handle video capture from a CMOS sensor?
The AM3517AZCNA uses its VPFE's 16-bit CCDC port to accept raw Bayer or YUV data directly from CMOS sensors. Hardware features - including programmable gain, optical black clamping, digital black level compensation, and 10→8-bit A-law compression - reduce preprocessing load, enabling real-time HD capture without external ISP - as specified in Section 5.10 of the AM3517AZCNA datasheet.
Is the AM3517AZCNA pin-compatible with other Sitara processors in the ZCN package?
The AM3517AZCNA shares the same 491-pin NFBGA (ZCN) mechanical footprint and ball map with AM3505AZCNA, but functional pin assignments differ for graphics- and video-related signals (e.g., DSS_* and CCDC_* pins are unused on AM3505AZCNA). Full compatibility requires schematic and layout review per TI's SPRS550F Section 4.1.
AM3517AZCNA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 491-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (3), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 491-NFBGA (17x17)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McBSP, McSPI, MMC/SD/SDIO, UART
AM3517AZCNA FAQ
1.How can I place an order for AM3517AZCNA through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3517AZCNA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3517AZCNA reliable?
The price and inventory of AM3517AZCNA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3517AZCNA is usually 5 days.
3.What payment methods are accepted for AM3517AZCNA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3517AZCNA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3517AZCNA?
AM3517AZCNA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3517AZCNA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3517AZCNA?
For technical support, including AM3517AZCNA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3517AZCNA requirements.
6.How does Aetrix verify that AM3517AZCNA is sourced from the original manufacturer or authorized distributors?
All AM3517AZCNA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3517AZCNA meets industry standards.
7.What is the process for return or replacement of AM3517AZCNA?
All AM3517AZCNA units undergo pre-shipment inspection (PSI). If there is an issue with AM3517AZCNA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3517AZCNA part is unused and in its original packaging.
Return procedure for AM3517AZCNA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3517AZCNA Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

