Texas Instruments AM3517AZER
- Part No.:
- AM3517AZER
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 484-BBGA Exposed Pad
- Datasheet:
-
AM3517AZER.pdf
- Description:
- IC MPU SITARA 600MHZ 484BGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,596
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3517AZER from Texas Instruments is a 600-MHz ARM Cortex-A8 microprocessor with PowerVR SGX graphics accelerator, 256KB L2 cache, 64KB on-chip SRAM, and integrated display subsystem supporting NTSC/PAL video output. It features DDR2/mDDR memory controller (166 MHz, 1GB address space), USB OTG + multiport USB host, 10/100 Ethernet MAC, HECC CAN controller, and 186 GPIOs - deployed in industrial HMIs, digital signage, and portable media players.
For engineers reviewing the AM3517AZER datasheet, AM3517AZER pinout, AM3517AZER application, or AM3517AZER equivalent, key selection criteria include its 484-pin PBGA (23×23 mm, 1-mm pitch) package, 1.2V core voltage, dual-voltage I/O (1.8V/3.3V), and support for Linux®, Android™, and Windows® CE operating systems.
Technical Context
The AM3517AZER implements an in-order, dual-issue, superscalar ARMv7 architecture with NEON SIMD and VFP coprocessors, delivering >2× ARMv6 SIMD performance. Its memory subsystem includes 16KB/16KB L1 instruction/data caches, 256KB unified L2 cache, and SDRAM Memory Scheduler (SMS) with rotation engine for efficient DDR2/mDDR access.
On-chip interconnect uses hierarchical L3/L4 networks to coordinate high-bandwidth transfers between MPU, PowerVR SGX, display, VPFE, and peripherals. Clock management integrates multiple DPLLs (MPU, PER, CORE) with programmable dividers and dynamic branch prediction using global history buffer and return stack.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 @ 600 MHz - enables real-time OS execution and deterministic task scheduling in embedded applications |
| L2 Cache | 256KB unified - reduces external memory bandwidth demand and improves throughput for multimedia workloads |
| Graphics Engine | PowerVR SGX - delivers up to 10 MPoly/sec for 3D UI rendering and gaming effects in digital signage |
| Memory Interface | 166-MHz DDR2/mDDR with 1GB address space - supports high-resolution frame buffers and video decode acceleration |
| Video Output | Composite NTSC/PAL + S-Video - enables direct analog TV connectivity without external encoder |
| I/O Voltage | 1.8V (DDR2/mDDR) and 3.3V (peripherals) - allows mixed-signal interfacing with legacy and modern peripherals |
| Package | 484-pin PBGA, 23.2 × 23.2 mm, 1-mm pitch - compatible with standard industrial PCB assembly processes |
Pinout & Package
AM3517AZER is housed in a 484-pin Plastic Ball Grid Array (PBGA) package measuring 23.2 mm × 23.2 mm with 1-mm ball pitch. The package supports via-in-pad routing and thermal dissipation via exposed die attach pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.2V supply for ARM Cortex-A8 CPU and L1/L2 caches - requires low-noise regulation and local decoupling |
| VDDS_SRAM_CORE_BG | SRAM core bias voltage | Stabilizes on-chip 64KB SRAM retention during low-power states - critical for fast wake-up latency |
| SDRC_D0–SDRC_D31 | DDR2/mDDR data bus | 32-bit bidirectional data path - routed as length-matched differential pairs for signal integrity at 166 MHz |
| SDRC_CLK / SDRC_NCLK | DDR2 clock pair | Differential clock input/output - drives DDR2 SDRAM timing with programmable phase alignment |
| DSS_PCLK / DSS_HSYNC / DSS_VSYNC | Parallel RGB display interface | Supports up to 24-bit RGB output at ≤75 MHz pixel clock - enables WXGA (1280×800) displays |
| USB0_DP / USB0_DM | USB OTG physical layer | Full-speed (12 Mbps) differential pair - integrated PHY eliminates need for external transceiver |
| HECC1_TXD / HECC1_RXD | High-End CAN controller | ISO 11898-1 compliant CAN 2.0B interface - used for automotive and industrial fieldbus communication |
Key Features
| Feature | Design Value |
|---|---|
| ARM NEON SIMD Coprocessor | Accelerates video encode/decode, audio processing, and image filtering - reduces CPU load by offloading parallel operations |
| Display Subsystem | Triple-layer compositor with temporal dithering and 90/180/270° rotation - enables flexible UI layout and portrait/landscape mode switching |
| VPFE Video Input Port | 16-bit parallel interface supporting REC656/CCIR656 and YCbCr422 - captures HD video directly from CMOS sensors |
| System DMA Controller | 32-channel sDMA with configurable priority - enables zero-CPU data movement between peripherals and memory |
| Power Management | Multiple power domains (MPU, PER, CORE) with dynamic voltage/frequency scaling - extends battery life in portable devices |
Applications
| Industrial HMI | Digital Signage |
|---|---|
Use Scenario: Touch-enabled control panel in factory automation system with real-time status visualization. IC Role / Device Role / Timing Role: Main application processor executing Linux-based Qt UI, driving 7-inch WVGA LCD via RGB interface and decoding live camera feed via VPFE. Use Value: Integrated PowerVR SGX renders smooth animations; dual DAC outputs composite video for secondary monitoring display. | Use Scenario: Wall-mounted retail kiosk displaying dynamic advertisements and interactive product catalogs. IC Role / Device Role / Timing Role: Central media processor running Android™, managing HDMI-to-analog conversion, network streaming, and touch input handling. Use Value: 256KB L2 cache ensures rapid asset loading; USB OTG supports peripheral expansion (barcode scanner, printer). |
| Portable Media Player | Smart White Goods |
Use Scenario: Battery-powered handheld device playing 720p video and supporting HDMI mirroring. IC Role / Device Role / Timing Role: High-performance SoC executing media framework, driving LCD panel, and managing NAND flash storage via GPMC. Use Value: NEON coprocessor accelerates H.264 decode; 186 GPIOs enable custom button matrix and sensor integration. | Use Scenario: Connected refrigerator with internal display showing inventory, recipes, and remote diagnostics. IC Role / Device Role / Timing Role: Application processor running lightweight Linux, interfacing with Wi-Fi module via USB, and controlling display backlight via PWM-capable GPIOs. Use Value: Dual 10-bit DACs generate analog audio prompts; HECC CAN interfaces with internal appliance sub-systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based application processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3505AZER | No PowerVR SGX graphics accelerator; identical CPU, memory, and peripheral set otherwise | Not suitable for 3D UI or gaming; lower thermal envelope and BOM cost | Select when graphics acceleration is unnecessary and cost/power optimization is prioritized |
| i.MX535CJM10A | Freescale i.MX53 Cortex-A8 @ 1 GHz; Vivante GC880 GPU; different pinout and memory controller timing | Higher CPU clock but no native NTSC/PAL output; requires external video encoder | Choose for higher compute throughput where analog video output is not required |
Compared with AM3505AZER, AM3517AZER adds 3D graphics capability essential for rich UIs; versus i.MX535CJM10A, it provides integrated analog video output and tighter industrial temperature support but at lower peak CPU frequency.
Availability
AM3517AZER is available at Aetrix Electronics and suitable for industrial HMIs, digital signage, and portable media players requiring stable component supply across extended product lifecycles.
Supply support for AM3517AZER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and wireless technologies with over 90 years of innovation in industrial, automotive, and consumer electronics.
The AM3517AZER belongs to TI's Sitara™ ARM processor family, designed specifically for cost-sensitive, high-performance embedded applications requiring rich graphics, video, and connectivity in industrial and human-machine interface markets.
FAQ
What is the core voltage requirement for the AM3517AZER?
The AM3517AZER requires a regulated 1.2V supply for its VDD_CORE pins. This voltage powers the ARM Cortex-A8 CPU core and L1/L2 caches. Deviation beyond ±3% may cause instability or reduced performance. TI recommends using dedicated low-noise DC/DC converters with tight transient response and local ceramic decoupling capacitors placed near each VDD_CORE ball. The AM3517AZER datasheet specifies 1.2V as the nominal core voltage under recommended operating conditions.
Does the AM3517AZER support HDMI output natively?
No, the AM3517AZER does not support HDMI output natively. It provides parallel RGB, NTSC/PAL composite, and S-Video analog video outputs through its integrated display subsystem. HDMI requires TMDS signaling and HDCP compliance, which are not implemented in the AM3517AZER. To achieve HDMI connectivity, an external bridge IC such as the TI TFP410 or Parade PS8301 must be used to convert RGB+sync signals to HDMI. The AM3517AZER itself contains no HDMI transmitter hardware.
How many UART interfaces does the AM3517AZER include?
The AM3517AZER includes four UART interfaces. One UART supports infrared modes (IrDA and CIR), while the others provide standard asynchronous serial communication. All four UARTs are accessible via dedicated pins in both ZCN and ZER packages and support programmable baud rates, hardware flow control (RTS/CTS), and FIFO buffering. These UARTs are commonly used for debugging console, GPS modules, barcode scanners, and legacy industrial equipment interfacing in AM3517AZER-based designs.
What is the maximum DDR2 memory speed supported by the AM3517AZER?
The AM3517AZER supports DDR2 memory operation at up to 166 MHz (333 MT/s). This corresponds to a 16-bit or 32-bit wide interface with 1GB total addressable space. The SDRC (Synchronous Dynamic RAM Controller) includes a memory scheduler and rotation engine optimized for burst transfers and low-latency access. TI's reference design validates stability with Micron MT47H64M16HR-37E and similar DDR2-667 components. Higher speeds are not supported due to fixed PLL and timing constraints in the AM3517AZER silicon.
Is the AM3517AZER pin-compatible with the AM3505AZER?
Yes, the AM3517AZER and AM3505AZER are pin-compatible within the same package variant (e.g., ZER-to-ZER or ZCN-to-ZCN). Both share identical ball maps, power domains, and peripheral pin assignments. The only functional difference is the presence of the PowerVR SGX graphics accelerator in the AM3517AZER - all other subsystems (CPU, memory controllers, USB, EMAC, etc.) are identical. This allows drop-in replacement in existing PCB layouts when upgrading graphics capability without redesign.
AM3517AZER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 484-BBGA Exposed Pad
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (3), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 484-BGA (23x23)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McBSP, McSPI, MMC/SD/SDIO, UART
AM3517AZER FAQ
1.How can I place an order for AM3517AZER through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3517AZER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3517AZER reliable?
The price and inventory of AM3517AZER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3517AZER is usually 5 days.
3.What payment methods are accepted for AM3517AZER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3517AZER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3517AZER?
AM3517AZER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3517AZER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3517AZER?
For technical support, including AM3517AZER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3517AZER requirements.
6.How does Aetrix verify that AM3517AZER is sourced from the original manufacturer or authorized distributors?
All AM3517AZER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3517AZER meets industry standards.
7.What is the process for return or replacement of AM3517AZER?
All AM3517AZER units undergo pre-shipment inspection (PSI). If there is an issue with AM3517AZER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3517AZER part is unused and in its original packaging.
Return procedure for AM3517AZER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3517AZER Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

