My Inquiry
My Account
Texas Instruments AM3517AZERAC
- Part No.:
- AM3517AZERAC
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 484-BBGA Exposed Pad
- Datasheet:
-
AM3517AZERAC.pdf
- Description:
- IC MPU SITARA 600MHZ 484BGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,243
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3517AZERAC from Texas Instruments is a 600-MHz ARM Cortex-A8 microprocessor with PowerVR SGX graphics accelerator, DDR2/mDDR memory controller, dual-display subsystem supporting NTSC/PAL video output, and integrated USB OTG/USB host, EMAC, CAN, and multiple serial interfaces. It targets industrial HMI, digital signage, and embedded navigation systems requiring Linux or Android OS support.
For engineers reviewing the AM3517AZERAC datasheet, AM3517AZERAC pinout, AM3517AZERAC application, or AM3517AZERAC equivalent, this page provides verified package mapping (484-pin PBGA, ZER suffix), confirmed 1.2-V core voltage, validated display subsystem capabilities including dual LCD/TV-out, and accurate alternative part comparisons for migration or second-sourcing decisions.
Technical Context
The AM3517AZERAC integrates an in-order, dual-issue, superscalar ARM Cortex-A8 core with NEON SIMD and VFP coprocessors, 256KB L2 cache, and Jazelle RCT execution environment. Its memory subsystem includes a 166-MHz 16-/32-bit SDRC controller supporting up to 1GB DDR2/mDDR and a 16-bit GPMC with 8 chip-selects for NAND/NOR/SRAM interfacing.
Peripherals include a dual-output 3-layer display processor with temporal dithering, HDQ/1-Wire interface, five McBSP ports (two with sidetone), four McSPI ports, three I²C controllers, four UARTs (one with IrDA/CIR), and a high-end CAN controller - all managed via a hierarchical L3/L4 interconnect with system DMA support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ARM Cortex-A8, 600 MHz, in-order dual-issue superscalar with NEON SIMD and VFP coprocessor |
| Graphics Acceleration | PowerVR SGX subsystem delivering up to 10 MPoly/sec, supporting OpenGLES 1.1/2.0 and OpenVG 1.0 |
| Memory Interface | SDRC controller: 166-MHz DDR2/mDDR, 1GB address space; GPMC: 16-bit multiplexed bus, 8 chip-selects, 128MB per CS |
| Display Support | Dual parallel digital outputs: up to 24-bit RGB LCD + composite NTSC/PAL or S-Video TV-out |
| Video Input | VPFE 16-bit CCDC port supporting REC656/YCbCr422, 75-MHz pixel clock, HD capture |
| I/O Voltage | mDDR/DDR2 IOs: 1.8 V; general-purpose IOs: configurable 1.8 V or 3.3 V; core voltage: 1.2 V |
| Package | 484-pin PBGA (23 × 23 mm, 1-mm pitch), ZER suffix, RoHS-compliant |
Pinout & Package
AM3517AZERAC uses a 484-pin PBGA (ZER) package with 23 × 23 mm body size and 1-mm ball pitch. Ball assignments are defined across four quadrants (A–D); key functional groups include SDRC (DDR2 interface), GPMC (NAND/NOR/SRAM), DSS (display data/control), CCDC (video input), USB0/1 PHY, EMAC, HECC (CAN), and multiple serial interfaces (McBSP, McSPI, I²C, UART).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDRC_D0–D31 | DDR2 Data Bus | 32-bit bidirectional data path for DDR2/mDDR SDRAM; supports 16-/32-bit configurations and SSTL_18 I/O standard |
| SDRC_A0–A14, BA0–BA2 | DDR2 Address & Bank Select | 15-bit row/column address + 3-bit bank address; synchronous with SDRC_CLK for precise timing control |
| GPMC_A0–A10, NCS0–NCS7 | General-Purpose Memory Address & Chip Select | 11-bit address bus + 8 chip-selects enable glueless interfacing to NOR, NAND (with ECC), SRAM, and FPGA peripherals |
| DSS_DATA0–DSS_DATA23, DSS_PCLK, DSS_HSYNC, DSS_VSYNC | Parallel Display Output | 24-bit RGB + sync signals drive LCD panels directly; supports dual-panel configuration and programmable pixel clock up to 75 MHz |
| CCDC_DATA0–CCDC_DATA7, CCDC_PCLK, CCDC_HD, CCDC_VD | Camera Input Interface | 8-bit parallel YCbCr/RGB video capture at up to 75 MHz; compliant with REC656 standard and supports HD resolution |
| USB0_DP/DM, USB0_ID, USB0_VBUS | USB OTG Physical Layer | Differential DP/DM pair with ID detection and VBUS sensing enables dual-role OTG operation (host/peripheral) |
Key Features
| Feature | Design Value |
|---|---|
| PowerVR SGX Graphics Engine | Tile-based architecture with universal scalable shader engine enables real-time 3D UI rendering and gaming effects under Linux/Android |
| Dual-Output Display Subsystem | Simultaneous RGB LCD + composite video output eliminates need for external video encoders in digital signage and infotainment designs |
| HD Video Capture Front End (VPFE) | Integrated CCDC with optical black clamping, digital black level compensation, and 10-bit-to-8-bit A-law compression reduces sensor preprocessing overhead |
| Flexible Serial Connectivity | Five McBSP ports (two with sidetone audio buffering) and four McSPI ports allow concurrent audio, sensor, and peripheral interfacing without external bridges |
| System-Level Power Management | Comprehensive PRCM with dynamic voltage/frequency scaling, multiple power domains, and retention modes extends battery life in portable industrial devices |
Applications
| Industrial HMI | Digital Signage |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: AM3517AZERAC serves as the main application processor running Qt-based Linux UI, driving 7-inch RGB LCD while capturing button/encoder inputs via GPIO and McBSP-connected audio feedback. Use Value: Integrated display subsystem and 186 GPIO eliminate external timing ICs and level shifters; PowerVR SGX enables smooth animated transitions without frame drops. | Use Scenario: Network-connected retail display showing dynamic advertisements, pricing, and promotions with local video playback capability. IC Role / Device Role / Timing Role: AM3517AZERAC executes Android-based media player, decodes H.264 video via software acceleration, and drives dual displays: primary 1920×1080 LCD and secondary NTSC output to legacy CRT monitor. Use Value: On-chip NTSC encoder and dual-display support reduce BOM cost by removing external video DACs and multiplexers. |
| Embedded Navigation | Portable Media Player |
Use Scenario: In-vehicle GPS navigation unit with map rendering, voice guidance, and traffic update over cellular modem. IC Role / Device Role / Timing Role: AM3517AZERAC hosts Linux with Qt Maps, processes GPS NMEA data via UART2, renders vector maps using PowerVR SGX, and outputs audio via McBSP2 to analog codec. Use Value: 600-MHz Cortex-A8 core with NEON delivers sub-100ms map redraw latency; integrated USB OTG allows firmware updates via flash drive. | Use Scenario: Battery-powered handheld device playing local video/audio files and streaming content over Wi-Fi (via external module). IC Role / Device Role / Timing Role: AM3517AZERAC runs lightweight Android OS, decodes MPEG-4/AVI files using software codecs, drives 480×272 TFT LCD, and manages storage via dual MMC/SDIO interfaces. Use Value: Dual 10-bit DACs provide direct composite video output for TV mirroring; low-power 1.2-V core and dynamic voltage scaling extend playback time beyond 5 hours. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based application processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3505AZER | No PowerVR SGX graphics accelerator; identical CPU, memory, and peripheral set otherwise | Not suitable for 3D-accelerated UI or gaming; lower thermal/power footprint for headless or 2D-only HMI | Select AM3505AZER when graphics acceleration is unnecessary and cost/power optimization is prioritized |
| AM3358BZCZ100 | Newer 1-GHz ARM Cortex-A8, PRU-ICSS for real-time I/O, no TV-out, enhanced security features | Better performance and industrial Ethernet support; lacks composite video output and PowerVR SGX | Choose AM3358BZCZ100 for next-gen designs needing PRU-based motor control or TSN-capable networking |
Compared with AM3505AZER and AM3358BZCZ100, the AM3517AZERAC uniquely combines TV-out capability, PowerVR SGX graphics, and mature Linux/Android BSP support - making it optimal for cost-sensitive digital signage and industrial HMI where legacy video compatibility and 3D UI are required.
Availability
AM3517AZERAC is available at Aetrix Electronics and suitable for industrial HMI, digital signage, and embedded navigation requiring stable component supply and long-term lifecycle assurance.
Supply support for AM3517AZERAC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and wireless technologies.
The AM3517AZERAC belongs to TI's Sitara™ ARM processor family, designed specifically for industrial, automotive, and consumer embedded applications demanding high-performance application processing, rich multimedia, and robust peripheral integration.
FAQ
What is the core voltage requirement for the AM3517AZERAC?
The AM3517AZERAC requires a nominal 1.2-V core supply (VDD_CORE) with tight regulation tolerance. This voltage powers the ARM Cortex-A8 CPU, NEON/VFP coprocessors, and L2 cache. The device also uses separate 1.8-V supplies for DDR2/mDDR I/O and configurable 1.8-V/3.3-V rails for general-purpose I/O banks. Proper decoupling per TI's SPRS550F Section 5.7 is mandatory for stable operation.
Does the AM3517AZERAC support HDMI output?
No, the AM3517AZERAC does not include native HDMI transmitter hardware. Its display subsystem supports only parallel RGB LCD and analog composite video (NTSC/PAL) or S-Video outputs via integrated DACs. HDMI functionality requires an external bridge IC such as the TI TFP410 or Parade PS8315, connected through the DSS parallel interface.
What operating systems are officially supported on the AM3517AZERAC?
Texas Instruments provides production-ready Board Support Packages (BSPs) for Linux (including mainline and Arago distributions), Windows Embedded CE 6.0 R3, and Android 2.3 (Gingerbread). These BSPs include drivers for all major peripherals - SDRC, GPMC, DSS, VPFE, USB, EMAC, and CAN - and are validated on TI's EVM3517 reference platform.
How many independent display panels can the AM3517AZERAC drive simultaneously?
The AM3517AZERAC can drive two independent display panels concurrently: one via its parallel RGB interface (up to 24-bit, 75-MHz pixel clock) and a second via its integrated composite video encoder (NTSC or PAL). Both outputs operate simultaneously with independent timing control, enabling dual-display kiosks or split-screen HMI without external video switches.
Is the AM3517AZERAC pin-compatible with the AM3505AZER?
Yes, the AM3517AZERAC and AM3505AZER share identical 484-pin PBGA (ZER) package footprints, ball assignments, and electrical characteristics - except that AM3517AZERAC exposes additional signals related to its PowerVR SGX graphics block (e.g., SGX_CLK, SGX_RST). For non-graphics designs, the parts are mechanically and electrically interchangeable with no PCB changes required.
AM3517AZERAC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 484-BBGA Exposed Pad
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (3), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 484-BGA (23x23)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McBSP, McSPI, MMC/SD/SDIO, UART
AM3517AZERAC FAQ
1.How can I place an order for AM3517AZERAC through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3517AZERAC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3517AZERAC reliable?
The price and inventory of AM3517AZERAC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3517AZERAC is usually 5 days.
3.What payment methods are accepted for AM3517AZERAC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3517AZERAC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3517AZERAC?
AM3517AZERAC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3517AZERAC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3517AZERAC?
For technical support, including AM3517AZERAC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3517AZERAC requirements.
6.How does Aetrix verify that AM3517AZERAC is sourced from the original manufacturer or authorized distributors?
All AM3517AZERAC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3517AZERAC meets industry standards.
7.What is the process for return or replacement of AM3517AZERAC?
All AM3517AZERAC units undergo pre-shipment inspection (PSI). If there is an issue with AM3517AZERAC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3517AZERAC part is unused and in its original packaging.
Return procedure for AM3517AZERAC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3517AZERAC Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
