My Inquiry
My Account
Texas Instruments AM3517AZERC
- Part No.:
- AM3517AZERC
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 484-BBGA Exposed Pad
- Datasheet:
-
AM3517AZERC.pdf
- Description:
- IC MPU SITARA 600MHZ 484BGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,253
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM3517AZERC from Texas Instruments is a 600-MHz ARM Cortex-A8 microprocessor with PowerVR SGX graphics accelerator, 256KB L2 cache, 64KB on-chip SRAM, and integrated display subsystem supporting NTSC/PAL video output and dual LCD panels. It features DDR2/mDDR memory controller (166 MHz, 1GB address space), USB OTG + multiport USB host, 10/100 Ethernet MAC, HECC CAN controller, and 186 GPIOs - deployed in industrial HMIs, digital signage, and portable media players.
For engineers reviewing the AM3517AZERC datasheet, AM3517AZERC pinout, AM3517AZERC application, or AM3517AZERC equivalent, this page delivers verified technical context, package-specific pin functions, real-world use cases, and validated alternative options for embedded Linux, Android, and Windows CE designs requiring high-performance graphics and rich peripheral integration.
Technical Context
The AM3517AZERC implements an in-order, dual-issue, superscalar ARMv7 architecture with NEON SIMD and VFP coprocessors, delivering >2× ARMv6 SIMD performance. Its memory subsystem includes 16KB/16KB L1 instruction/data caches, 256KB unified L2 cache, and SDRC controller supporting DDR2/mDDR at 166 MHz with SMS scheduler and rotation engine.
Graphics acceleration is handled by the dedicated PowerVR SGX subsystem (tile-based, 10 MPoly/sec, OpenGLES 1.1/2.0, OpenVG 1.0), while the display subsystem provides triple-layer composition, temporal dithering, HD resolution support, and hardware color space conversion - all independent of the CPU core.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8, 600 MHz, little-endian, Jazelle RCT, ETM debug support |
| L2 Cache | 256KB unified, reducing external memory bandwidth demand for multimedia workloads |
| Graphics Engine | PowerVR SGX (AM3517 only), 10 MPoly/sec, enabling smooth UI rendering and basic 3D effects |
| Memory Interface | 166-MHz DDR2/mDDR controller with 1GB total addressable space and ECC-capable NAND/NOR/GPMC support |
| Video Output | Composite NTSC/PAL and S-Video outputs; dual-panel RGB interface up to 24-bit resolution |
| Peripherals | 4 UARTs (1 with IrDA/CIR), 5 McBSPs (2 with sidetone), 4 McSPI, 3 I²C, HECC CAN, USB OTG + 3-port host, 10/100 EMAC |
| Package | 491-pin NFBGA (17.1 × 17.1 mm, 0.65-mm pitch), ZCN suffix, Via Channel™ array technology |
Pinout & Package
AM3517AZERC is housed in a 491-ball NFBGA (ZCN package) with 0.65-mm pitch and 17.1 × 17.1-mm body size, optimized for thermal dissipation and high-density routing in industrial and portable applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.2-V supply for ARM Cortex-A8 core and L1/L2 caches; requires tight decoupling |
| VDDS_SRAM_MPU | MPU subsystem SRAM supply | 1.2-V rail powering 64KB on-chip SRAM; separate from core for voltage/frequency scaling |
| SDRC_D0–SDRC_D31 | DDR2/mDDR data bus | 32-bit bidirectional data path with DQS strobes and ODT control for timing-critical memory access |
| DSS_DATA0–DSS_DATA23 | Parallel RGB/YUV display interface | Up to 24-bit pixel bus supporting dual LCD panels or TV encoder input/output paths |
| USB0_DP / USB0_DM | USB OTG differential pair | Full-speed (12 Mbps) PHY interface with integrated transceivers; supports host/device/OTG roles |
| HECC1_TXD / HECC1_RXD | High-End CAN controller I/O | Differential CAN bus interface compliant with ISO 11898-1, supporting 1-Mbps operation |
Key Features
| Feature | Design Value |
|---|---|
| PowerVR SGX Graphics Accelerator | Enables OpenGL ES 2.0-accelerated UIs and lightweight gaming without CPU load penalty |
| Dual-Output Display Subsystem | Simultaneous drive of LCD + TV-out or dual LCDs with independent scaling, rotation, and alpha blending |
| System DMA Controller (32 channels) | Offloads CPU from high-bandwidth transfers between peripherals, memory, and display buffers |
| Flexible GPMC Interface | Glueless connection to NOR/NAND flash, SRAM, and FPGA logic with programmable timing and 128MB/chip-select |
| Video Processing Front End (VPFE) | 16-bit parallel camera input supporting HD capture, REC656/CCIR656, YCbCr422, and black-level compensation |
Applications
| Industrial HMI | Digital Signage |
|---|---|
Use Scenario: Touch-enabled panel PC in factory automation with real-time status visualization and local data logging. IC Role / Device Role / Timing Role: Central application processor running Linux with Qt-based GUI, managing display, CAN bus I/O, and USB-connected diagnostics tools. Use Value: Integrated PowerVR SGX enables fluid 2D/3D transitions and anti-aliased text rendering; dual-display capability drives operator screen + maintenance overlay simultaneously. |
Use Scenario: Wall-mounted retail kiosk displaying dynamic ads, inventory updates, and interactive promotions via HDMI or LVDS. IC Role / Device Role / Timing Role: Primary media processor executing Android framework, decoding MPEG-4/H.264 streams, and driving 1080p LCD via RGB interface. Use Value: Hardware video decode acceleration and triple-layer display compositor eliminate frame drops during multi-zone content switching. |
| Portable Media Player | Smart White Goods |
Use Scenario: Battery-powered handheld device playing HD video, music, and games with capacitive touchscreen and stereo audio output. IC Role / Device Role / Timing Role: Application SoC executing Android OS, coordinating USB OTG storage, VPFE camera input, and McBSP-linked audio codec. Use Value: NEON SIMD and VFP coprocessors accelerate audio DSP and video post-processing; 186 GPIOs support custom button matrix and sensor interfaces. |
Use Scenario: Connected washing machine with LCD status display, Wi-Fi module, and motor control via CAN or PWM outputs. IC Role / Device Role / Timing Role: Main controller running RTOS or Linux, interfacing with appliance sensors, display, and cloud connectivity stack. Use Value: HECC CAN controller enables robust communication with inverter drives; GPMC supports local flash-based firmware updates without external logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar application processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM3505AZCNA | No PowerVR SGX graphics accelerator; identical CPU, memory, and peripheral set otherwise | Not suitable for graphics-intensive UIs or video compositing; lower thermal/power profile | Select when display requirements are limited to single-panel 2D graphics or text-only interfaces |
| AM3703BZC | Higher 1-GHz ARM Cortex-A8 clock; adds SATA interface and enhanced USB 2.0 PHY; same ZCN package footprint | Better suited for high-throughput storage and faster multimedia processing; requires updated power delivery | Choose for next-generation designs needing higher compute throughput and native SATA connectivity |
Compared with AM3505AZCNA, AM3517AZERC adds essential graphics acceleration for modern UIs; versus AM3703BZC, it trades peak frequency and SATA for lower power and proven thermal stability in compact enclosures.
Availability
AM3517AZERC is available at Aetrix Electronics and suitable for industrial HMIs, digital signage systems, and portable media players requiring stable component supply across extended product lifecycles.
Supply support for AM3517AZERC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog, embedded processing, and wireless technologies, serving industrial, automotive, and consumer markets with high-reliability silicon and design resources.
The AM3517AZERC belongs to TI's Sitara™ ARM processor family, engineered for cost-sensitive, graphics-capable embedded applications running Linux, Android, or Windows CE - emphasizing peripheral richness, display flexibility, and long-term manufacturability.
FAQ
What operating systems are officially supported on the AM3517AZERC?
The AM3517AZERC is validated for Linux® (including TI's Processor SDK Linux), Windows® CE, and Android™. TI provides board support packages, kernel drivers, and graphics libraries (PVRSDK) specifically for AM3517AZERC, ensuring full utilization of PowerVR SGX, display subsystem, and peripheral controllers in each OS environment.
Does the AM3517AZERC support DDR3 memory?
No, the AM3517AZERC SDRC controller supports only DDR2 and mobile DDR (mDDR) SDRAM - not DDR3. Its memory interface is rated for 166 MHz with 1GB total addressable space and includes SDRAM scheduler (SMS) and rotation engine for optimized bandwidth. DDR3 compatibility requires newer Sitara devices like AM437x or AM57x series.
What is the function of the ZCN suffix in AM3517AZERC?
The ZCN suffix identifies the AM3517AZERC as a 491-pin NFBGA package (17.1 × 17.1 mm, 0.65-mm pitch) using Via Channel™ array technology. This package variant supports TV-out functionality (CVBS/S-Video), unlike the ZER (484-pin PBGA) variant, and is the only package offered for the AM3517 with PowerVR SGX graphics.
Can the AM3517AZERC operate in extended temperature range?
Yes, the AM3517AZERC is qualified for extended temperature grade (–40°C to +105°C junction), subject to derating per TI's SPRS550F datasheet Section 5.3. This makes it suitable for industrial automation, transportation, and outdoor digital signage where ambient conditions exceed commercial range limits.
How does the AM3517AZERC handle video capture and display simultaneously?
The AM3517AZERC uses dedicated hardware blocks: the Video Processing Front End (VPFE) handles 16-bit parallel camera input (up to HD), while the Display Subsystem manages up to three concurrent layers (graphics + two video) with scaling, rotation, and alpha blending - all synchronized via the L3 interconnect without CPU intervention.
AM3517AZERC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 484-BBGA Exposed Pad
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A8
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, DDR2
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (3), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 484-BGA (23x23)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McBSP, McSPI, MMC/SD/SDIO, UART
AM3517AZERC FAQ
1.How can I place an order for AM3517AZERC through Aetrix?
Please submit a Request for Quotation (RFQ) for AM3517AZERC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM3517AZERC reliable?
The price and inventory of AM3517AZERC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM3517AZERC is usually 5 days.
3.What payment methods are accepted for AM3517AZERC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM3517AZERC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM3517AZERC?
AM3517AZERC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM3517AZERC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM3517AZERC?
For technical support, including AM3517AZERC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM3517AZERC requirements.
6.How does Aetrix verify that AM3517AZERC is sourced from the original manufacturer or authorized distributors?
All AM3517AZERC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM3517AZERC meets industry standards.
7.What is the process for return or replacement of AM3517AZERC?
All AM3517AZERC units undergo pre-shipment inspection (PSI). If there is an issue with AM3517AZERC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM3517AZERC part is unused and in its original packaging.
Return procedure for AM3517AZERC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM3517AZERC Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
