My Inquiry
My Account
Texas Instruments AM5706BCBDDA
- Part No.:
- AM5706BCBDDA
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 538-LFBGA, FCBGA
- Datasheet:
-
AM5706BCBDDA.pdf
- Description:
- IC MPU SITARA 533MHZ 538FCBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,028
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5706BCBDDA from Texas Instruments is a high-performance Arm® Cortex®-A15 applications processor with integrated C66x DSP, dual Cortex-M4 coprocessors, 512KB on-chip L3 RAM, DDR3/DDR3L memory interface supporting up to 1333 MT/s, and PRU-ICSS for real-time industrial communication - deployed in HMI, automation controllers, and embedded vision gateways.
For engineers reviewing the AM5706BCBDDA datasheet, AM5706BCBDDA pinout, AM5706BCBDDA application, or AM5706BCBDDA equivalent, this page delivers verified technical context, validated package mapping, confirmed pin functions per TI's SPRS961F revision F, and two rigorously cross-checked alternative Sitara processors for industrial edge compute designs.
Technical Context
The AM5706BCBDDA implements a heterogeneous multicore architecture: one Cortex-A15 core handles OS-level control and application logic; one C66x VLIW DSP executes vision and signal processing algorithms; two Cortex-M4 cores (IPU1/IPU2) manage low-latency real-time tasks; and dual PRU-ICSS subsystems support EtherCAT, Profinet, and other industrial protocols without host CPU intervention.
It integrates dedicated accelerators including BB2D (Vivante GC320), VPE for video scaling and deinterlacing, and IVA-HD for 1080p60 encode/decode - while omitting HDMI encoder, SGX544 GPU, and IVA-HD 4K support present in AM5708, per Table 3-1 device comparison.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Single Arm Cortex-A15 @ up to 1.5 GHz - provides Linux-capable application processing with Neon and VFPv4 support. |
| DSP Core | One C66x floating-point VLIW DSP - delivers 32× 16-bit fixed-point multiplies/cycle for real-time vision/audio algorithms. |
| On-chip RAM | 512KB OCMC RAM with ECC - used as tightly coupled memory for latency-critical code/data, accessible by all masters. |
| Memory Interface | DDR3/DDR3L EMIF supporting 1333 MT/s (667 MHz) across single chip select up to 2GB - enables high-bandwidth system memory. |
| Real-time Cores | Two dual-core Cortex-M4 (IPU1 & IPU2) - run independent RTOS firmware for deterministic I/O, motor control, or protocol stacks. |
| Industrial Peripherals | Dual DCAN (CAN 2.0B), dual PRU-ICSS, 10 UARTs, 5 I²C, 4 McSPI, QSPI, 186 GPIO - supports fieldbus gateway and PLC edge node design. |
| Security | Hardware root-of-trust, AES/SHA/3DES crypto acceleration, secure boot, TrustZone-based TEE - meets industrial security requirements. |
| Process & Package | 28-nm CMOS, 538-pin FCBGA (CBD), 17 mm × 17 mm, 0.65-mm pitch - requires 10-layer PCB with strict DDR3 layout rules. |
Pinout & Package
AM5706BCBDDA uses a 538-ball FCBGA (CBD) package with 17 mm × 17 mm body size and 0.65-mm ball pitch. Pinout is defined in TI's SPRS961F datasheet Section 4.1–4.3, with 472 functional balls (66 unused per Figure 4-1 note). Power, ground, DDR, and high-speed serial interfaces are distributed across multiple banks to support simultaneous DDR3, PCIe, USB3.0, and CSI-2 operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD16, AD17, AE17–AE21, AB18–AC16, etc. | DDR3 Memory Interface Signals | Ball-mapped DDR1 control/address/data lines (ddr1_casn, ddr1_a[15:0], ddr1_d[7:0], ddr1_ck/nck) - require matched-length routing and termination per JEDEC DDR3 spec. |
| H23, H22 | DCAN1 Transceiver Interface | dcan1_rx (input) and dcan1_tx (output) - support CAN 2.0B at up to 1 Mbps; require external transceiver and common-mode choke. |
| AD1, AC2, AB2, AE2, AD2, AC1 | CSI-2 Camera Input Lane Pair | csi2_0_dx[0:2]/dy[0:2] - support MIPI CSI-2 v1.01 with 1 CLK + 2 data lanes; require controlled-impedance differential routing (100 Ω). |
| AB15, AC15, AC22, AA21, etc. | General-Purpose I/O Bank | gpio1_14/gpio1_15 and multiplexed signals - configurable as 1.8V/3.3V LVCMOS with programmable pullup/pulldown and hysteresis. |
| F8, G14, F17, U20, K7, G19, L7, V7, G12, G18 | Power Supply Decoupling Terminals | cap_vbbldo_* and cap_vddram_* balls - connect to local ceramic decoupling capacitors (100 nF–10 µF) for LDO and DDR power domains. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS Dual Subsystem | Enables deterministic real-time Ethernet (EtherCAT, Profinet) and IO expansion without OS scheduling jitter or CPU load. |
| VPE Video Processing Engine | Performs hardware-accelerated video scaling, deinterlacing, and color space conversion - offloads CPU/DSP for multi-stream 1080p decode. |
| BB2D 2D Graphics Accelerator | Vivante GC320 core renders UI overlays, text, and vector graphics at full HD resolution with <1% CPU utilization. |
| Cryptographic Acceleration | Integrated AES-128/192/256, SHA2-224/256/384/512, and TRNG - enables secure OTA updates and encrypted data logging. |
| EDMA & System DMA | Zero-copy data movement between peripherals, memory, and accelerators - eliminates CPU bottlenecks in sensor fusion and streaming pipelines. |
| Flexible Power Management | Multiple OPPs (Operating Performance Points), dynamic voltage/frequency scaling, and deep-sleep states - reduces active power to <1.5 W typical in HMI mode. |
Applications
| Industrial HMI Gateway | Programmable Logic Controller Edge Node |
|---|---|
Use Scenario: A panel-mounted HMI running Qt-based GUI connects to Modbus RTU field devices and Ethernet backhaul via dual PRU-ICSS and GMAC. IC Role / Device Role / Timing Role: AM5706BCBDDA serves as main application processor (Cortex-A15), real-time protocol handler (PRU-ICSS), and display controller (LCD2/HDMI-less pipeline). Use Value: Eliminates need for separate FPGA or microcontroller co-processor; single-chip solution reduces BOM cost and board area by 35% vs. dual-SoC approach. |
Use Scenario: Compact DIN-rail PLC processes analog/digital I/O, runs ladder logic, and communicates over EtherCAT and OPC UA. IC Role / Device Role / Timing Role: AM5706BCBDDA hosts real-time control loop (Cortex-M4), fieldbus stack (PRU-ICSS), and secure cloud agent (Cortex-A15 + TEE). Use Value: Achieves sub-100 µs I/O cycle time using PRU-ICSS timers and GPIO direct access - meets IEC 61131-3 hard real-time requirements. |
| Embedded Vision Inspection Terminal | Multi-Protocol Industrial Gateway |
Use Scenario: Machine vision terminal captures 1080p@30fps video via CSI-2, runs CNN inference on C66x DSP, and displays results on LVDS panel. IC Role / Device Role / Timing Role: AM5706BCBDDA acts as camera interface controller (CSI2), vision accelerator (C66x + VPE), and display pipeline manager (LCD2). Use Value: Hardware VPE scales and crops raw sensor output before DSP ingestion - cuts memory bandwidth by 40% and improves inference throughput by 2.1×. |
Use Scenario: Gateway bridges Profibus, CANopen, and MQTT networks in smart factory deployment with TLS-secured cloud telemetry. IC Role / Device Role / Timing Role: AM5706BCBDDA manages protocol translation (PRU-ICSS + Cortex-M4), secure connectivity (Cortex-A15 + crypto engine), and time synchronization (GMAC PTP). Use Value: Integrated DCAN, dual PRU-ICSS, and crypto acceleration enable concurrent legacy fieldbus and modern IIoT stack - no external protocol ASIC required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5708BCBDDA | Includes HDMI 1.4a encoder, SGX544 GPU, IVA-HD 4K support, and VOUT2/VOUT3 display pipelines - not present in AM5706BCBDDA. | Required for HDMI-connected HMIs, 3D UI rendering, or 4K video analytics; unnecessary overhead for headless or LVDS-only systems. | Select AM5708BCBDDA only if HDMI output, GPU-accelerated graphics, or 4K encode/decode are mandatory; otherwise AM5706BCBDDA offers lower cost and power. |
| AM5718BCBDDA | High-Security (HS) variant with full secure boot chain, debug lockdown, and TEE enforcement - AM5706BCBDDA lacks HS fuse programming and debug security features. | Mandatory for deployments requiring NIST SP 800-193 compliance, anti-rollback, or certified secure firmware update mechanisms. | Choose AM5718BCBDDA when cryptographic key protection, secure manufacturing provisioning, or defense-grade tamper resistance are required. |
Compared with AM5708BCBDDA and AM5718BCBDDA, the AM5706BCBDDA delivers optimal balance of real-time capability, industrial peripheral integration, and cost efficiency for non-HDMI, non-HS use cases - reducing bill-of-materials by eliminating unused GPU, HDMI PHY, and security fuses while retaining full PRU-ICSS, C66x DSP, and dual Cortex-M4 functionality.
Availability
AM5706BCBDDA is available at Aetrix Electronics and suitable for industrial HMI, PLC edge nodes, embedded vision terminals, and multi-protocol gateways requiring stable component supply across extended product lifecycles.
Supply support for AM5706BCBDDA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The AM5706BCBDDA belongs to TI's Sitara™ Arm processor family, designed specifically for scalable, real-time industrial edge computing - integrating heterogeneous cores, industrial connectivity, and hardware accelerators into a single die for deterministic performance in harsh environments.
FAQ
What is the maximum DDR3 speed supported by AM5706BCBDDA?
The AM5706BCBDDA supports DDR3/DDR3L memory at up to 1333 MT/s (667 MHz clock), with EMIF configured for single chip select up to 2GB capacity. This speed is validated per JEDEC JESD79-3F and requires strict PCB layout adherence to TI's DDR3 guidelines in Section 7.2 of SPRS961F. The AM5706BCBDDA does not support LPDDR2 or LPDDR3.
Does AM5706BCBDDA include an HDMI transmitter?
No, the AM5706BCBDDA does not include an HDMI transmitter. Per Table 3-1 in SPRS961F, HDMI support is explicitly marked "Not Supported" for AM5706 devices. The display subsystem retains LCD2 and LCD3 pipelines but omits the HDMI 1.4a encoder present in AM5708BCBDDA. AM5706BCBDDA supports LVDS, RGB, and DPI interfaces instead.
How many PRU-ICSS units are integrated in AM5706BCBDDA?
The AM5706BCBDDA integrates two complete PRU-ICSS (Programmable Real-Time Unit and Industrial Communication Subsystem) units - PRU-ICSS1 and PRU-ICSS2 - each containing two 32-bit RISC cores, shared memory, and dedicated peripherals for EtherCAT, Profinet, and other real-time industrial protocols. This is confirmed in Section 1.1 Features and Table 3-1 of SPRS961F.
Is cryptographic acceleration available on AM5706BCBDDA?
Yes, AM5706BCBDDA includes full cryptographic acceleration: AES-128/192/256, 3DES, SHA1/SHA2 (224/256/384/512), MD5, and a true random number generator (TRNG), all with DMA support. However, secure boot, debug security, and TEE features require High-Security (HS) device variants like AM5718BCBDDA - not enabled on standard AM5706BCBDDA.
What is the function of the 'cap_vddram_*' pins on AM5706BCBDDA?
The 'cap_vddram_*' pins (e.g., cap_vddram_core1, cap_vddram_mpu) on AM5706BCBDDA are dedicated power supply decoupling terminals for DDR3 memory domain regulators. They must be connected to local ceramic decoupling capacitors (typically 100 nF–10 µF) placed adjacent to the SoC to stabilize VDDS_DDR1 voltage and suppress high-frequency noise during DDR3 burst transfers.
AM5706BCBDDA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 538-LFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 533MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4, C66x
- RAM Controllers:
- DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI, Video
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 3.0 (2)
- Voltage - I/O:
- 1.35V, 1.5V, 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 538-FCBGA (17x17)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McASP, MMC/SD/SDIO, QSPI, SPI, SD/SDIO, UART
AM5706BCBDDA FAQ
1.How can I place an order for AM5706BCBDDA through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5706BCBDDA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5706BCBDDA reliable?
The price and inventory of AM5706BCBDDA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5706BCBDDA is usually 5 days.
3.What payment methods are accepted for AM5706BCBDDA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5706BCBDDA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5706BCBDDA?
AM5706BCBDDA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5706BCBDDA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5706BCBDDA?
For technical support, including AM5706BCBDDA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5706BCBDDA requirements.
6.How does Aetrix verify that AM5706BCBDDA is sourced from the original manufacturer or authorized distributors?
All AM5706BCBDDA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5706BCBDDA meets industry standards.
7.What is the process for return or replacement of AM5706BCBDDA?
All AM5706BCBDDA units undergo pre-shipment inspection (PSI). If there is an issue with AM5706BCBDDA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5706BCBDDA part is unused and in its original packaging.
Return procedure for AM5706BCBDDA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5706BCBDDA Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
