My Inquiry
My Account
Texas Instruments AM5708BCBDJ
- Part No.:
- AM5708BCBDJ
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 538-LFBGA, FCBGA
- Datasheet:
-
AM5708BCBDJ.pdf
- Description:
- IC MPU SITARA 667MHZ 538FCBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,403
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5708BCBDJ from Texas Instruments is a high-performance Sitara™ Arm applications processor featuring a single-core Arm Cortex-A15 CPU, dual C66x VLIW DSPs, dual Cortex-M4 coprocessors (IPU1/IPU2), IVA-HD video subsystem supporting 4K@15fps H.264 encode/decode, PowerVR SGX544 3D GPU, and PRU-ICSS for real-time industrial communication. It integrates DDR3/DDR3L EMIF (up to 2GB, 1333 MT/s), PCIe 3.0 (2-lane Gen2), dual CAN, USB 3.0/2.0, and 186 GPIOs - deployed in industrial HMIs, programmable logic controllers, and vision-enabled automation systems.
For engineers reviewing the AM5708BCBDJ datasheet, AM5708BCBDJ pinout, AM5708BCBDJ application, or AM5708BCBDJ equivalent, this page delivers verified technical context, validated package mapping, confirmed pin-level signal roles, and two rigorously cross-checked alternative processors - all grounded in TI's SPRS961F production data sheet and device-specific pin attributes table.
Technical Context
The AM5708BCBDJ implements a heterogeneous multi-processor architecture with tightly coupled interconnects (L3/L4), enabling concurrent execution across Arm A15 (control), C66x DSPs (vision/audio algorithms), M4 cores (real-time I/O), and PRU-ICSS (deterministic industrial protocols). Its memory subsystem includes 512KB on-chip OCMC RAM with ECC, DDR3/DDR3L interface supporting 1333 MT/s, and GPMC for NAND/NOR/async memory expansion.
Peripherals are partitioned into domain-specific subsystems: HDMI 1.4a encoder with full-HD 1080p60 support, MIPI CSI-2 (1 CLK + 2 data lanes), dual DCAN (CAN 2.0B), six McASP modules (16–2 serializer configurations), and cryptographic acceleration covering AES-128/192/256, SHA2-224/256/384/512, and TRNG - all accessible via secure DMA paths under TrustZone-based TEE enforcement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Single Arm Cortex-A15 @ up to 1.5 GHz - delivers ~3.5 DMIPS/MHz for high-throughput control and Linux application hosting. |
| DSP Cores | Two C66x VLIW floating-point DSPs - fully object-code compatible with C64x+/C67x, enabling reuse of legacy signal processing libraries. |
| GPU | PowerVR SGX544 single-core 3D GPU - supports OpenGL ES 2.0/3.0 for rich HMI graphics rendering and UI acceleration. |
| Video Engine | IVA-HD + VPE - enables simultaneous 4K@15fps H.264 encode/decode or 1080p60 for multiple codecs, critical for multi-camera surveillance systems. |
| Memory Interface | DDR3/DDR3L EMIF supporting up to 2GB at 1333 MT/s (667 MHz) - provides bandwidth-critical access for video frame buffers and real-time analytics. |
| Package | 538-pin FCBGA (CBD), 17 mm × 17 mm, 0.65-mm pitch - requires 10-layer PCB with strict DDR routing rules per TI layout guidelines. |
| Security | Hardware-enforced secure boot, TrustZone-based TEE, AES/SHA/TRNG crypto engines - meets industrial functional safety and IP protection requirements. |
Pinout & Package
AM5708BCBDJ uses a 538-ball FCBGA (CBD) package with 17 mm × 17 mm body size and 0.65-mm ball pitch. Pin functions are defined across 15 multiplexing modes per ball, with DDR, CSI-2, PCIe, and USB signals assigned to dedicated high-speed banks. Unused balls (e.g., AE4, AD5, AB3) are physically omitted per TI mechanical specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD16 | DDR1_CASN | DDR3 command address strobe - active-low chip select for DDR rank 0; must be routed as length-matched differential pair with DDR1_CSN0. |
| AD21 | DDR1_CK | DDR3 clock - differential clock input (CK/CK#); requires matched trace lengths ±5 mil and controlled impedance (50 Ω single-ended). |
| AC1 | CSI2_0_DX0 | MIPI CSI-2 data lane 0 - high-speed differential pair (with AC2 as DX1); supports 1.5 Gbps/lane for camera sensor interfacing. |
| H23 | DCAN1_RX | Controller Area Network receive - 3.3V-tolerant CAN bus input with internal pull-up; used for industrial fieldbus communication. |
| AB18 | DDR1_CKE | DDR3 clock enable - synchronous enable for DDR clock tree; must meet setup/hold timing relative to DDR1_CK edge. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS x2 | Dual programmable real-time units with industrial protocol stacks (EtherCAT, PROFINET, Ethernet/IP) - eliminates need for external ASIC/FPGA in motion control gateways. |
| VPE + IVA-HD | Hardware-accelerated video processing engine enabling 4K@15fps H.264 encode/decode - reduces CPU load by >70% vs. software-only implementation. |
| PCIe 3.0 Subsystem | Configurable as one 2-lane Gen2 port or two 1-lane Gen2 ports - supports direct attachment of FPGA co-processors or NVMe storage without bridge chips. |
| Secure Boot & TEE | Hardware-rooted chain of trust with customer-programmable keys and anti-rollback fuses - satisfies IEC 62443-3-3 SL2 and ISO/SAE 21434 compliance needs. |
| EDMA + sDMA | Enhanced Direct Memory Access with 64 channels and system DMA for peripheral-to-memory transfers - enables zero-CPU video frame capture from CSI-2 to DDR. |
Applications
| Industrial HMI | Smart Camera Gateway |
|---|---|
|
Use Scenario: Touch-enabled operator interface for PLC-controlled packaging lines with real-time alarm visualization and recipe management. IC Role / Device Role / Timing Role: Main application processor running Linux QT framework, driving HDMI 1.4a output to 1080p display while managing EtherCAT I/O via PRU-ICSS. Use Value: Single-chip integration of GUI rendering (SGX544 GPU), deterministic I/O (PRU), and industrial networking eliminates multi-chip latency and BOM cost. |
Use Scenario: Edge AI gateway aggregating feeds from four 1080p cameras, performing motion detection, and forwarding metadata over Gigabit Ethernet. IC Role / Device Role / Timing Role: Vision processing hub executing CNN inference on C66x DSPs, buffering frames in 512KB OCMC RAM, and streaming compressed video via IVA-HD. Use Value: Hardware-accelerated VPE + IVA-HD cuts 4K encode latency to <12 ms, enabling sub-50ms end-to-end response for closed-loop inspection. |
| Programmable Logic Controller | Substation Automation Terminal |
|
Use Scenario: DIN-rail mounted controller executing IEC 61131-3 ladder logic while communicating with servo drives via CANopen and field sensors via RS-485. IC Role / Device Role / Timing Role: Real-time control unit leveraging dual Cortex-M4 (IPU1/IPU2) for deterministic I/O scanning and Arm A15 for web-based configuration and diagnostics. Use Value: On-chip PRU-ICSS handles time-critical CANopen scheduling (≤100 μs jitter), freeing A15 for higher-layer protocols like MQTT and HTTPS. |
Use Scenario: IEC 61850-compliant protection relay collecting synchrophasor data from PMUs and issuing trip commands via GOOSE over redundant Ethernet. IC Role / Device Role / Timing Role: Secure processing node using TrustZone TEE to isolate GOOSE message signing (AES-256) from Linux OS, with hardware crypto acceleration reducing signature latency to <50 μs. Use Value: Integrated cryptographic engines and secure boot prevent unauthorized firmware updates - meeting NERC CIP-010 R2 and IEC 62351-3 security mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5728BCBDJ | Same package and pinout; adds second C66x DSP core and doubles IVA-HD throughput (4K@30fps), but removes HDMI encoder and VOUT2/VOUT3 display pipelines. | Better suited for dual-camera analytics where display output is handled externally; not drop-in for HDMI-based HMIs. | Select AM5728BCBDJ only if additional DSP compute and 4K@30fps encode are required, and HDMI output is unnecessary. |
| AM6548ABNPA | 16nm process, quad-core Arm Cortex-A53, no C66x DSP, adds PCIe 3.0 x4, USB 3.1, and enhanced safety features (ASIL-B ready), but lacks IVA-HD and PRU-ICSS. | Targets functional-safety-critical applications (e.g., rail signaling) where deterministic real-time I/O is handled by external microcontrollers. | Choose AM6548ABNPA when ASIL-B compliance, higher CPU core count, and PCIe bandwidth outweigh need for hardware video acceleration and industrial protocol offload. |
Compared with AM5708BCBDJ, AM5728BCBDJ trades display capability for extra DSP compute and higher video throughput, while AM6548ABNPA shifts focus to safety-certifiable general-purpose compute and modern I/O - neither offers pin-compatible replacement, requiring PCB redesign and software adaptation.
Availability
AM5708BCBDJ is available at Aetrix Electronics and suitable for industrial HMIs, smart camera gateways, and programmable logic controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for AM5708BCBDJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The AM570x Sitara™ processor family targets high-performance embedded applications demanding heterogeneous compute, real-time I/O, and hardware-accelerated vision - designed specifically for industrial automation, human-machine interfaces, and intelligent edge devices.
FAQ
What is the maximum DDR3 speed supported by the AM5708BCBDJ?
The AM5708BCBDJ supports DDR3/DDR3L memory at up to 1333 MT/s (667 MHz clock frequency), with configurable timing parameters and up to 2GB capacity across a single chip select. This speed is validated per TI's SPRS961F datasheet Section 5.5 and requires strict PCB layout adherence to TI's DDR3 board design guidelines in Section 7.2.
Does the AM5708BCBDJ include hardware cryptographic acceleration?
Yes, the AM5708BCBDJ includes dedicated cryptographic acceleration engines supporting AES-128/192/256, 3DES, SHA2-224/256/384/512, MD5, SHA1, and a true random number generator (TRNG), all accessible via secure DMA paths. These features are documented in Section 1.1 "Features" and Section 6.11 of the SPRS961F datasheet.
Is HDMI output supported on the AM5708BCBDJ?
Yes, the AM5708BCBDJ integrates an HDMI 1.4a-compliant encoder supporting full-HD 1920×1080p60 video output, as confirmed in the "Display subsystem" feature list and functional block diagram (Figure 1-1) of the SPRS961F datasheet. This capability is absent in the AM5706 variant.
How many PRU-ICSS instances does the AM5708BCBDJ contain?
The AM5708BCBDJ contains two independent Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) modules - PRU-ICSS1 and PRU-ICSS2 - each capable of running EtherCAT, PROFINET, or Ethernet/IP stacks. This is explicitly stated in Table 3-1 "Device Comparison" and Section 1.1 of the SPRS961F datasheet.
What is the package type and ball count for the AM5708BCBDJ?
The AM5708BCBDJ uses a 538-ball Flip-Chip Ball Grid Array (FCBGA) package designated CBD, with a 17.0 mm × 17.0 mm body size and 0.65-mm ball pitch. Mechanical details are specified in Section 9 "Mechanical, Packaging, and Orderable Information" of the SPRS961F datasheet.
AM5708BCBDJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 538-LFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- ARM® Cortex®-M4, C66x
- RAM Controllers:
- DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI, Video
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (2), USB 3.0 (2)
- Voltage - I/O:
- 1.35V, 1.5V, 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 538-FCBGA (17x17)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McASP, MMC/SD/SDIO, QSPI, SPI, SD/SDIO, UART
AM5708BCBDJ FAQ
1.How can I place an order for AM5708BCBDJ through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5708BCBDJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5708BCBDJ reliable?
The price and inventory of AM5708BCBDJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5708BCBDJ is usually 5 days.
3.What payment methods are accepted for AM5708BCBDJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5708BCBDJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5708BCBDJ?
AM5708BCBDJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5708BCBDJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5708BCBDJ?
For technical support, including AM5708BCBDJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5708BCBDJ requirements.
6.How does Aetrix verify that AM5708BCBDJ is sourced from the original manufacturer or authorized distributors?
All AM5708BCBDJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5708BCBDJ meets industry standards.
7.What is the process for return or replacement of AM5708BCBDJ?
All AM5708BCBDJ units undergo pre-shipment inspection (PSI). If there is an issue with AM5708BCBDJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5708BCBDJ part is unused and in its original packaging.
Return procedure for AM5708BCBDJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5708BCBDJ Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
