Texas Instruments AM5716AABCDA
- Part No.:
- AM5716AABCDA
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 760-BFBGA, FCBGA
- Datasheet:
-
AM5716AABCDA.pdf
- Description:
- IC MPU SITARA 500MHZ 760FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5716AABCDA from Texas Instruments is a high-performance Sitara™ Arm® applications processor featuring a single-core Arm Cortex-A15 CPU, one C66x VLIW DSP core, dual Cortex-M4 coprocessors (IPU1/IPU2), and hardware-accelerated video processing (VPE), designed for industrial HMI, automation control, and embedded vision systems requiring real-time determinism and multimedia capability.
For engineers reviewing the AM5716AABCDA datasheet, AM5716AABCDA pinout, AM5716AABCDA application, or AM5716AABCDA equivalent, key selection criteria include its 760-pin FCBGA package, DDR3-1333 support, PCIe Gen2 x2 lane configuration, dual DCAN interfaces, and absence of HDMI/IVA/SGX544-critical for cost-optimized industrial edge nodes where those features are unnecessary.
Technical Context
The AM5716AABCDA implements a heterogeneous multicore architecture with strict functional partitioning: the Cortex-A15 handles OS-level tasks and application logic, the C66x DSP executes compute-intensive signal/vision algorithms, and the dual M4 coprocessors manage real-time I/O and industrial protocol stacks (e.g., EtherCAT, Profinet) via PRU-ICSS subsystems. Its L3/L4 interconnect ensures deterministic latency between subsystems.
Unlike the AM5718, the AM5716AABCDA omits HDMI encoder, IVA-HD subsystem, SGX544 GPU, and second VIP input path-reducing silicon area and power while retaining full support for 1080p60 video decode, McASP audio, dual Gigabit Ethernet, and PCIe Gen2. It supports secure boot with customer-programmable keys (Silicon Revision 2.1) and TrustZone-based TEE for isolated execution environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Single Arm Cortex-A15 @ up to 1.5 GHz - enables Linux RT or Android with deterministic task scheduling and MMU-based memory protection. |
| DSP Core | One C66x VLIW floating-point DSP - delivers 32×16-bit fixed-point multiplies/cycle for real-time motor control or sensor fusion algorithms. |
| Memory Interface | DDR3/DDR3L EMIF supporting up to 2 GB at 667 MHz - provides sufficient bandwidth for dual-display GUI + video playback without external frame buffers. |
| Video Acceleration | VPE + BB2D (GC320) - enables 1080p60 H.264 decode and 2D graphics composition, but no 4K encode/decode or 3D rendering (no SGX544). |
| Industrial Connectivity | Dual DCAN (CAN 2.0B), two PRU-ICSS, 16 GPIO, 10 UART - supports fieldbus gateways, PLC I/O modules, and time-critical motion control loops. |
| Security | Hardware root-of-trust, AES/SHA/3DES crypto engines, True RNG, TrustZone TEE - meets IEC 62443-3-3 SL2 requirements for secure firmware updates and IP protection. |
| Package | 760-pin FCBGA, 23 mm × 23 mm, 0.8-mm pitch - requires 10-layer PCB with controlled-impedance routing for DDR3, PCIe, and USB3.0 signals. |
Pinout & Package
AM5716AABCDA uses a 23 mm × 23 mm, 0.8-mm pitch, 760-ball FCBGA (FCBGA-N760) package. Ball assignment follows TI's standardized layout with dedicated power/ground arrays, DDR3 interface on central banks, and high-speed serial interfaces (PCIe, USB3.0, SATA) routed to perimeter rows. Unused balls are explicitly defined in datasheet Table 4-1 and must be tied per specified pull-up/pull-down rules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | VSS | Ground reference for analog/digital power domains; must connect to low-impedance ground plane. |
| A2 | VDDS_DDR | 1.35–1.5 V DDR3 I/O supply; requires local 10 µF + 100 nF decoupling adjacent to ball. |
| A3 | DDR_DQ0 | Data line 0 for DDR3 data bus; part of 32-bit bidirectional DQ group with matched trace length ≤5 mm skew. |
| A4 | DDR_DQS0_N | Inverted strobe for DDR_DQ0–7 byte lane; routed as differential pair with DDR_DQS0_P (A5) for source-synchronous timing. |
| A5 | DDR_DQS0_P | Non-inverted strobe for DDR_DQ0–7 byte lane; differential pair with A4 defines read/write capture window. |
| AB2 | PCIe_REFCLK_P | 100 MHz differential reference clock input for PCIe SS1; requires AC-coupled 100 Ω termination at receiver. |
| AB3 | PCIe_REFCLK_N | Inverted reference clock for PCIe SS1; routed as tight-length-matched pair with AB2 (≤100 µm skew). |
| AC2 | USB3_TX_P | SuperSpeed USB 3.0 transmit differential pair; routed as 90 Ω controlled-impedance pair with <15 ps intra-pair skew. |
| AC3 | USB3_TX_N | Inverted SuperSpeed USB 3.0 transmit; paired with AC2; requires on-die termination enabled in software. |
| AD1 | GMII1_TXD0 | Gigabit Ethernet MAC TX data bit 0 for GMAC_SW[0]; part of 8-bit GMII interface supporting MII/RMII/RGMII modes. |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous Core Partitioning | Separate Cortex-A15 (Linux), C66x DSP (real-time vision), and dual M4 (industrial protocol stacks) eliminate software complexity and enable independent firmware updates. |
| PRU-ICSS Dual Subsystem | Two independent Programmable Real-Time Units with 200-MHz RISC cores and dedicated Ethernet MACs enable EtherCAT slave or Profinet IRT implementation without host CPU intervention. |
| VPE Video Pipeline | Hardware-accelerated 1080p60 H.264 decode and color-space conversion offloads CPU/DSP, enabling concurrent GUI rendering and analytics on OCMC RAM. |
| Cryptographic Hardware Acceleration | Dedicated AES-128/192/256, SHA2-224/256/384/512, and TRNG engines reduce secure boot time to <500 ms and enable TLS 1.3 handshake at line rate. |
| Power-Optimized Silicon Revision 2.1 | 28-nm LP process with dynamic voltage/frequency scaling (OPP_HIGH/MEDIUM/LOW) achieves 3.2 W typical active power at 1.5 GHz MPU + 100 MHz DSP. |
Applications
| Industrial HMI Gateway | Programmable Logic Controller (PLC) I/O Module |
|---|---|
Use Scenario: Edge gateway aggregating Modbus RTU, CANopen, and EtherNet/IP data from factory floor devices into OPC UA over TLS. IC Role / Device Role / Timing Role: AM5716AABCDA acts as protocol translation engine: Cortex-A15 runs OPC UA stack, PRU-ICSS1 handles EtherNet/IP timing-critical frames, PRU-ICSS2 manages CANopen state machines. Use Value: Eliminates need for separate FPGA or microcontroller co-processors; deterministic PRU response <1 µs meets IEC 61158 Class B cycle time requirements. |
Use Scenario: Compact DIN-rail mounted I/O module with 16 digital inputs, 8 relay outputs, and integrated safety monitoring. IC Role / Device Role / Timing Role: AM5716AABCDA serves as real-time controller: dual M4 cores execute IEC 61131-3 ladder logic, EDMA transfers sensor data to OCMC RAM, watchdog timer enforces 10-ms scan cycle. Use Value: On-chip 512 KB OCMC RAM with ECC avoids external SRAM, reducing BOM cost and board area by 35% vs. dual-processor solutions. |
| Machine Vision Inspection Terminal | Smart Energy Substation Controller |
Use Scenario: Embedded vision system inspecting PCB solder joints using 5 MP MIPI CSI-2 camera and real-time defect classification. IC Role / Device Role / Timing Role: AM5716AABCDA performs image acquisition (CSI-2), preprocessing (VPE), feature extraction (C66x DSP), and decision logic (Cortex-A15); GPIO triggers strobe lighting synchronized to frame capture. Use Value: Hardware VPE reduces image pipeline latency to 8 ms, enabling 120 fps inspection at 1080p resolution without frame drops. |
Use Scenario: IEC 61850-compliant substation controller acquiring synchrophasor data from 12 PMUs and executing protection logic. IC Role / Device Role / Timing Role: AM5716AABCDA functions as time-critical data concentrator: GMAC_SW[1] ingests IEEE 1588 PTP timestamps, EDMA moves samples to shared memory, M4 cores run IEC 61850 GOOSE publisher. Use Value: Integrated IEEE 1588 hardware timestamping accuracy ±50 ns meets IEC 61850-9-3 Class C requirements for wide-area protection schemes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5718ABCDA | Includes HDMI 1.4a encoder, IVA-HD subsystem (4K@15fps), SGX544 GPU, second VIP input, and full 2x C66x DSP cores. | Required for human-facing HMIs with 4K video output or dual-camera machine vision with simultaneous encode/decode. | Select AM5718ABCDA only if HDMI, 4K video, or dual DSP compute is mandatory; AM5716AABCDA saves ~$12/unit and 1.8 W typical power in headless industrial nodes. |
| i.MX8M Plus | NXP quad-core Cortex-A53 + Cortex-M7, Vivante GC7000UL GPU, integrated NPU (2.3 TOPS), no C66x DSP, no PRU-ICSS. | Better for AI inference at edge (e.g., anomaly detection), weaker for deterministic industrial protocols and real-time video decode. | Choose i.MX8M Plus when neural network acceleration dominates; AM5716AABCDA remains superior for hard real-time EtherCAT/Profinet and 1080p60 decode with minimal software stack overhead. |
Compared with AM5718ABCDA, AM5716AABCDA removes non-essential multimedia blocks to lower cost and power while retaining identical PRU-ICSS, DCAN, and security features; versus i.MX8M Plus, it offers proven industrial protocol offload and deterministic video processing but lacks AI acceleration.
Availability
AM5716AABCDA is available at Aetrix Electronics and suitable for industrial HMI gateways, PLC I/O modules, and machine vision terminals requiring stable component supply across 10+ year product lifecycles.
Supply support for AM5716AABCDA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The AM571x Sitara™ processor family targets high-reliability industrial applications, combining Arm application processing, TI DSP compute, and programmable real-time subsystems to replace FPGA+MPU combinations in automation, energy, and transportation systems.
FAQ
What distinguishes AM5716AABCDA from AM5718ABCDA in terms of video capabilities?
The AM5716AABCDA excludes the IVA-HD subsystem and HDMI 1.4a encoder present in the AM5718ABCDA, limiting video output to parallel LCD interfaces (VOUT1–3) and removing 4K@15fps H.264 encode/decode capability. It retains full VPE support for 1080p60 decode and BB2D 2D graphics acceleration, making it suitable for headless or 1080p-only industrial displays. The AM5716AABCDA also omits the SGX544 GPU, confirming its focus on deterministic real-time processing over rich UI rendering.
Does AM5716AABCDA support secure boot with customer-programmable keys?
Yes, AM5716AABCDA Silicon Revision 2.1 supports hardware-enforced secure boot with customer-programmable keys stored in eFuses, including takeover protection, IP protection, and anti-rollback mechanisms. This functionality is implemented in the High-Security (HS) variant and requires proper fuse programming during manufacturing. The AM5716AABCDA datasheet confirms SR 2.1 support for secure boot features, distinct from earlier revisions that lacked customer key programming.
Can AM5716AABCDA operate with DDR3L memory at 1.35 V?
Yes, AM5716AABCDA's DDR3/DDR3L External Memory Interface (EMIF) module explicitly supports DDR3L-1333 operation at 1.35 V, as documented in Section 1.1 Features and Table 5-4 Recommended Operating Conditions. The EMIF supports both standard DDR3 (1.5 V) and DDR3L (1.35 V) signaling levels, allowing designers to select lower-power DDR3L components without compromising bandwidth or stability.
How many PRU-ICSS subsystems does AM5716AABCDA integrate, and what industrial protocols do they support?
AM5716AABCDA integrates two independent PRU-ICSS subsystems (PRU-ICSS1 and PRU-ICSS2), each containing dual 200-MHz RISC cores, dedicated Ethernet MACs, and real-time peripherals. These subsystems natively support EtherCAT slave, Profinet IRT, Ethernet/IP adapter, and POWERLINK node implementations through TI's Industrial Communications Engine (ICE) software stack, enabling hard real-time cycle times down to 31.25 µs without host CPU involvement.
What is the maximum operating frequency of the C66x DSP core in AM5716AABCDA?
The C66x DSP core in AM5716AABCDA operates at up to 750 MHz, as confirmed by the "Operating Performance Points" table (Section 5.5) in the SPRS957I datasheet. This frequency is achieved under OPP_HIGH conditions with appropriate voltage scaling and thermal management, delivering 32×16-bit fixed-point multiplies per cycle for real-time signal processing tasks such as motor control or FFT-based spectral analysis.
AM5716AABCDA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 760-BFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 500MHz
- Co-Processors/DSP:
- Multimedia; GPU, IPU, VFP
- RAM Controllers:
- DDR3, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (1)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 2.0 (1), USB 3.0 (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 760-FCBGA (23x23)
- Additional Interfaces:
- CAN, EBI/EMI, HDQ/1-Wire®, I2C, McASP, McSPI, MMC/SD/SDIO, PCIe, QSPI, UART
AM5716AABCDA FAQ
1.How can I place an order for AM5716AABCDA through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5716AABCDA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5716AABCDA reliable?
The price and inventory of AM5716AABCDA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5716AABCDA is usually 5 days.
3.What payment methods are accepted for AM5716AABCDA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5716AABCDA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5716AABCDA?
AM5716AABCDA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5716AABCDA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5716AABCDA?
For technical support, including AM5716AABCDA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5716AABCDA requirements.
6.How does Aetrix verify that AM5716AABCDA is sourced from the original manufacturer or authorized distributors?
All AM5716AABCDA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5716AABCDA meets industry standards.
7.What is the process for return or replacement of AM5716AABCDA?
All AM5716AABCDA units undergo pre-shipment inspection (PSI). If there is an issue with AM5716AABCDA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5716AABCDA part is unused and in its original packaging.
Return procedure for AM5716AABCDA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5716AABCDA Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

