Texas Instruments AM5726BABCX
- Part No.:
- AM5726BABCX
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 760-BFBGA, FCBGA
- Datasheet:
-
AM5726BABCX.pdf
- Description:
- IC MPU SITARA 1.5GHZ 760FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5726BABCX from Texas Instruments is a high-performance Sitara™ Arm applications processor featuring dual Cortex-A15 CPU cores, two C66x VLIW DSPs, 2.5MB on-chip L3 RAM, dual DDR3/DDR3L memory interfaces supporting up to DDR3-1066, and 247 GPIO pins. It targets industrial HMI, automation control, and analytics systems requiring heterogeneous compute, real-time I/O, and cryptographic acceleration.
For engineers reviewing the AM5726BABCX datasheet, AM5726BABCX pinout, AM5726BABCX application, or AM5726BABCX equivalent, this page delivers verified technical context, package mapping, functional limitations versus AM5728/AM5729, and selection guidance for industrial embedded designs with constrained display/video requirements.
Technical Context
The AM5726BABCX implements a heterogeneous architecture with dual Cortex-A15 cores for OS-level control and application execution, two C66x DSPs for signal-intensive workloads, and dual Cortex-M4 coprocessors (IPU1/IPU2) for real-time deterministic tasks. Its memory subsystem includes two independent EMIF controllers supporting up to 2GB DDR3/DDR3L per channel and 2.5MB OCMC RAM with ECC.
Unlike AM5728 and AM5729, the AM5726BABCX omits HDMI encoder, all three display output pipelines (VOUT1–VOUT3), IVA-HD video codec subsystem, SGX544 dual-core GPU, and four Embedded Vision Engines (EVEs). It retains full VIP support (three modules), VPE, PRU-ICSS, PCIe gen2, SATA, USB 3.0/2.0 DRD, and crypto accelerators (AES, SHA, RNG, DES, 3DES).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm Cortex-A15 @ up to 1.5 GHz - enables Linux-based application stacks with real-time scheduling via SMP-aware kernel. |
| DSP Cores | Two TI C66x VLIW floating-point DSPs - deliver up to 32 × 16-bit fixed-point multiplies/cycle for vision/audio preprocessing. |
| On-Chip RAM | 2.5 MB OCMC RAM with ECC - provides low-latency, error-corrected scratchpad memory accessible by MPU, DSP, and DMA. |
| Memory Interface | Dual DDR3/DDR3L EMIF - supports up to DDR3-1066 with interleaving across both channels for sustained bandwidth in data-intensive applications. |
| Video Input | Three Video Input Port (VIP) modules - each supports dual-lane MIPI CSI-2 or parallel YUV/RGB capture for multi-camera industrial vision. |
| Crypto Acceleration | AES-128/256, SHA-1/256, DES/3DES, RNG - offloads encryption/decryption and secure boot verification from main CPU. |
| Package | 760-pin FCBGA (ABC), 23 mm × 23 mm, 0.8-mm pitch - requires 10-layer PCB with controlled impedance routing for DDR3 and high-speed serial interfaces. |
Pinout & Package
AM5726BABCX uses a 23 mm × 23 mm, 0.8-mm pitch, 760-ball FCBGA (ABC) package. Ball assignment follows TI's standardized ABC layout with dedicated power/ground arrays, DDR3 signal groups, and multiplexed I/O banks supporting configurable voltage domains (1.8 V / 3.3 V).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ddr1_dq[31:0] | DDR3 Data Bus Lane 1 | 32-bit bidirectional data path for first DDR3 channel; requires matched-length routing and on-die termination calibration. |
| ddr2_ck / ddr2_nck | DDR3 Clock Pair Lane 2 | Differential clock pair for second DDR3 channel; must be routed as controlled-impedance differential pair (100 Ω). |
| dcan1_tx / dcan1_rx | Controller Area Network Channel 1 | ISO 11898-1 compliant CAN 2.0B interface; supports industrial fieldbus communication without external transceiver logic. |
| uart0_rxd / uart0_txd | Universal Asynchronous Receiver/Transmitter 0 | Full-duplex 3.3-V UART with programmable baud rate; used for debug console, bootloader interaction, or legacy device bridging. |
| gpmc_ad[15:0] | General-Purpose Memory Controller Address/Data | Multiplexed 16-bit address/data bus for NAND/NOR/OneNAND interfacing; supports asynchronous burst mode and wait-state insertion. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Cortex-M4 IPU subsystems | Run real-time firmware independently of A15/DSP; enable deterministic response for motor control or protocol stack offload. |
| PRU-ICSS dual instances | Provide programmable real-time I/O (GPIO, PWM, quadrature encoder) and industrial Ethernet protocol acceleration (EtherCAT, PROFINET). |
| Video Processing Engine (VPE) | Hardware-accelerated scaling, color space conversion, and deinterlacing for 1080p60 video streams without CPU load. |
| PCIe gen2 x2 lanes | Supports one 2-lane or two 1-lane endpoints; enables high-bandwidth expansion for FPGA co-processing or NVMe storage. |
| EDMA controller | 64-channel enhanced DMA with scatter-gather support; eliminates CPU overhead for memory-to-peripheral transfers in streaming applications. |
Applications
| Industrial HMI | Machine Vision Gateway |
|---|---|
|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with local data logging and remote diagnostics. IC Role / Device Role / Timing Role: Central applications processor executing Qt-based UI, managing eMMC storage, and handling dual CAN/USB communications. Use Value: Dual Cortex-A15 + 2.5MB OCMC RAM ensures responsive GUI rendering and deterministic CAN message handling without OS jitter. |
Use Scenario: Edge gateway aggregating video feeds from multiple cameras, performing motion detection, and forwarding metadata to cloud. IC Role / Device Role / Timing Role: Vision processing hub using VIP inputs, C66x DSPs for algorithm execution, and VPE for pre-processing before AI inference. Use Value: Three VIP modules and VPE enable concurrent ingestion and scaling of up to six camera streams at 1080p30 with sub-10ms latency. |
| Programmable Logic Controller | Secure Industrial Router |
|
Use Scenario: DIN-rail mounted PLC with EtherCAT master capability, analog I/O expansion, and web-based configuration interface. IC Role / Device Role / Timing Role: Real-time control engine leveraging PRU-ICSS for EtherCAT timing, Cortex-M4 for I/O scanning, and A15 for web server stack. Use Value: PRU-ICSS provides sub-microsecond cycle synchronization required for EtherCAT master operation without external ASIC. |
Use Scenario: Ruggedized router for factory floor networks with firewall, VPN tunneling, and secure OTA firmware updates. IC Role / Device Role / Timing Role: Secure network processor running Linux with crypto accelerators for TLS 1.2/1.3, IPsec, and signed firmware validation. Use Value: Integrated AES/SHA/RNG hardware reduces CPU utilization during encrypted traffic processing by >70% versus software-only implementation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Arm applications processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5728BABCX | Includes HDMI encoder, VOUT1–VOUT3, IVA-HD (H.264 4K encode/decode), SGX544 GPU, and 4 EVEs - adds ~300 mW typical active power. | Required for full-HD display output, 4K video transcoding, or GPU-accelerated UI rendering; not needed for headless or camera-only edge nodes. | Select AM5728BABCX only if HDMI output or IVA-HD video processing is mandatory; otherwise AM5726BABCX reduces BOM cost and thermal design complexity. |
| AM5718BABCX | Single Cortex-A15 core, no C66x DSPs, reduced peripheral set (no PCIe, SATA, or second EMIF), 1.5 MB OCMC RAM. | Targeted at cost-sensitive, lower-throughput applications like basic HMIs or sensor concentrators where DSP offload or dual DDR channels are unnecessary. | Choose AM5718BABCX when application workload fits within single A15 core and does not require DSP acceleration, PCIe, or dual DDR bandwidth. |
Compared with AM5728BABCX, AM5726BABCX removes display/video acceleration blocks while retaining identical CPU/DSP compute, memory bandwidth, and industrial I/O - making it optimal for headless edge analytics. Versus AM5718BABCX, AM5726BABCX delivers double CPU throughput, full DSP capability, and expanded connectivity for higher-tier industrial gateways.
Availability
AM5726BABCX is available at Aetrix Electronics and suitable for industrial HMI, machine vision gateways, and secure industrial routers requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for AM5726BABCX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and digital signal processing technologies, with decades of leadership in industrial and automotive markets.
The AM572x Sitara™ processor family was designed for high-performance embedded applications demanding heterogeneous compute, real-time I/O, and integrated security - targeting industrial automation, human-machine interface, and intelligent edge devices.
FAQ
Does AM5726BABCX support HDMI output?
No, AM5726BABCX does not include an HDMI encoder or any display output pipelines (VOUT1–VOUT3). This omission is confirmed in the Device Comparison Table (Table 3-1) of the SPRS953G datasheet, which explicitly marks HDMI as "Not Supported" for AM5726. For HDMI-capable variants, consider AM5728BABCX or AM5729BABCX. The AM5726BABCX retains full VIP input capability and VPE for video preprocessing but lacks display subsystem hardware.
What is the maximum DDR3 speed supported by AM5726BABCX?
AM5726BABCX supports DDR3-1066 (533 MHz clock, 1066 MT/s data rate) per EMIF channel, as specified in Section 1.1 Features and Table 5-5 Operating Performance Points of the SPRS953G datasheet. Each EMIF supports up to 2 GB of DDR3/DDR3L memory, and the DMM enables interleaved access across both channels to maximize effective bandwidth for sustained data throughput.
Can AM5726BABCX execute vision algorithms using Embedded Vision Engines (EVEs)?
No, AM5726BABCX does not include any Embedded Vision Engines (EVEs). Table 3-1 clearly states "Not Supported" for EVE1–EVE4 in the AM5726 row. Vision acceleration relies instead on its two C66x DSPs and Video Processing Engine (VPE), which provide hardware-assisted scaling, color conversion, and deinterlacing - but no dedicated EVE-based deep learning or feature extraction hardware.
Is PCIe Gen2 supported on AM5726BABCX?
Yes, AM5726BABCX includes a PCIe gen2 subsystem with two 5-Gbps lanes, configurable as either one 2-lane port or two independent 1-lane ports, as documented in Section 1.1 Features and Table 3-1. This enables high-bandwidth expansion for FPGA co-processors, NVMe SSDs, or custom I/O cards - with full root complex and endpoint mode support per the TRM.
What crypto accelerators are integrated into AM5726BABCX?
AM5726BABCX integrates dedicated hardware accelerators for AES-128/256, SHA-1/256, DES, 3DES, and a true random number generator (RNG), as listed in Section 1.1 Features. These units operate independently of the CPU cores, enabling secure boot, TLS offload, and encrypted storage without consuming A15 or DSP cycles - critical for meeting industrial security compliance requirements.
AM5726BABCX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 760-BFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 1.5GHz
- Co-Processors/DSP:
- DSP, IPU, VPE
- RAM Controllers:
- DDR3, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- GbE
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 2.0 (1), USB 3.0 (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 760-FCBGA (23x23)
- Additional Interfaces:
- CAN, EBI/EMI, HDQ/1-Wire®, I2C, McASP, McSPI, MMC/SD/SDIO, PCIe, QSPI, UART
AM5726BABCX FAQ
1.How can I place an order for AM5726BABCX through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5726BABCX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5726BABCX reliable?
The price and inventory of AM5726BABCX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5726BABCX is usually 5 days.
3.What payment methods are accepted for AM5726BABCX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5726BABCX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5726BABCX?
AM5726BABCX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5726BABCX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5726BABCX?
For technical support, including AM5726BABCX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5726BABCX requirements.
6.How does Aetrix verify that AM5726BABCX is sourced from the original manufacturer or authorized distributors?
All AM5726BABCX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5726BABCX meets industry standards.
7.What is the process for return or replacement of AM5726BABCX?
All AM5726BABCX units undergo pre-shipment inspection (PSI). If there is an issue with AM5726BABCX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5726BABCX part is unused and in its original packaging.
Return procedure for AM5726BABCX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5726BABCX Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

