Texas Instruments AM5729BABCXA
- Part No.:
- AM5729BABCXA
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 760-BFBGA, FCBGA
- Datasheet:
-
AM5729BABCXA.pdf
- Description:
- IC MPU SITARA 1.5GHZ 760FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,971
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5729BABCXA from Texas Instruments is a high-performance Sitara™ Arm applications processor featuring dual Cortex-A15 cores, two C66x DSPs, four Embedded Vision Engines (EVEs), dual-core PowerVR SGX544 3D GPU, and IVA-HD video subsystem supporting 4K@15fps H.264 encode/decode. It integrates dual PRU-ICSS for industrial Ethernet protocols and targets embedded vision, HMI, and real-time control in industrial automation systems.
For engineers reviewing the AM5729BABCXA datasheet, AM5729BABCXA pinout, AM5729BABCXA application, or AM5729BABCXA equivalent, key selection considerations include its 760-pin FCBGA package, DDR3-1066 dual-channel memory interface, PCIe Gen2 support, cryptographic acceleration (AES/SHA/RNG), and functional differentiation from AM5728/AM5726 in EVE, HDMI, IVA, and BB2D availability.
Technical Context
The AM5729BABCXA implements a heterogeneous multicore architecture with tightly coupled interconnects: dual Cortex-A15 CPUs handle OS and application layers, while C66x DSPs execute compute-intensive signal processing; EVEs offload computer vision workloads, and PRU-ICSS enables deterministic real-time industrial communication. All cores share 2.5MB on-chip L3 RAM with ECC protection.
Its peripheral set includes two 2-lane PCIe Gen2 ports (configurable as one 2-lane or two 1-lane), dual GMAC supporting MII/RMII/RGMII, SATA Gen2, USB 3.0 + USB 2.0 dual-role, six McASP modules (totaling 48 serializers), and three VIP modules with twelve video input lanes - all mapped to dedicated 760-ball FCBGA I/O with configurable voltage domains (1.8V/3.3V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm Cortex-A15 @ up to 1.5 GHz - enables Linux-based real-time OS with deterministic task scheduling and SMP support. |
| DSP Cores | Two TI C66x VLIW floating-point DSPs - deliver 32×16-bit fixed-point multiplies/cycle for radar, motor control, or audio algorithms. |
| On-Chip Memory | 2.5 MB OCMC RAM with ECC - provides low-latency, error-corrected shared memory accessible by MPU, DSP, GPU, and DMA. |
| Memory Interface | Dual DDR3/DDR3L EMIF - supports up to DDR3-1066 and 2 GB per channel; enables interleaved access for >10 GB/s bandwidth in vision analytics. |
| Video Acceleration | IVA-HD + 4× EVE + VPE - delivers 4K@15fps H.264 encode/decode plus hardware-accelerated optical flow and feature detection. |
| Graphics | Dual-core PowerVR SGX544 GPU - renders Full HD (1920×1080p60) UI with OpenGL ES 2.0 support and triple display pipelines. |
| Industrial I/O | 2× PRU-ICSS + 10× UART + 5× I2C + 4× McSPI + DCAN ×2 - enables EtherCAT, PROFINET, and CANopen protocol stacks without external co-processors. |
| Package | 760-pin FCBGA (23 mm × 23 mm, 0.8 mm pitch) - requires controlled-impedance PCB layout with 10+ layer stackup for DDR3 and PCIe signal integrity. |
Pinout & Package
AM5729BABCXA uses a 23 mm × 23 mm, 0.8-mm pitch, 760-ball FCBGA (ABC package) with power/ground ball distribution optimized for thermal dissipation and signal integrity across high-speed interfaces including DDR3, PCIe, and USB 3.0. Unused balls require specific tie-off per TI SPRS953G Section 4.1.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AB17 (rtc_porz) | RTC power-on reset input | Must connect to VSS when RTC unused; ties to PORZ with level translation if RTC enabled - critical for warm-reset sequencing. |
| AF14 (rtc_iso) | RTC isolation control | Connect to corresponding power supply via pull resistor if unused; enables isolation of RTC domain during deep-sleep modes. |
| K9 / Y14 / R20 / J16 | LD0 bypass capacitors | Capacitor pads for vbbldo_dspeve, vbbldo_gpu, vbbldo_iva, vbbldo_mpu - require 10 µF X5R ceramic caps placed within 2 mm of respective balls. |
| L9 / J19 / Y15 / P19 / Y16 | DDR core supply decoupling | Capacitor pads for vddram_core1–5 - mandate low-ESR 1 µF–10 µF arrays to suppress switching noise on 1.35V DDR3 rails. |
| J10 / J9 | EVE DDR supply decoupling | Capacitor pads for vddram_dspeve1/2 - required for stable operation of all four EVEs; omission causes vision pipeline failure. |
| G19 | DCAN1 receive input | High-speed CAN 2.0B differential receiver - must be routed as 120 Ω controlled-impedance pair with common-mode choke. |
Key Features
| Feature | Design Value |
|---|---|
| Vision AccelerationPac (4× EVE) | Hardware-accelerated computer vision kernels (optical flow, corner detection, histogram) reduce CPU load by >70% in smart camera applications. |
| IVA-HD subsystem | Full 4K@15fps H.264 encode/decode with subframe latency <16 ms - enables real-time video analytics at edge nodes. |
| Dual PRU-ICSS | Programmable real-time coprocessors with 200 MHz RISC engines and 12 KB SRAM each - implement custom industrial protocols with <1 µs jitter. |
| Crypto accelerators | Dedicated AES-128/256, SHA-1/256, DES/3DES, and RNG engines - offload TLS/SSL and secure boot without impacting main CPU performance. |
| PCIe Gen2 x2 | Configurable as one 2-lane or two 1-lane ports - supports NVMe SSDs, FPGA co-processors, or GigE vision frame grabbers with <100 ns interrupt latency. |
| Display subsystem | Triple display pipelines with HDMI 1.4a encoder - drives simultaneous 1080p60 UI, 720p60 video preview, and 480p60 status overlay without external compositor. |
Applications
| Smart Industrial Camera | HMI with Real-Time Control |
|---|---|
|
Use Scenario: High-speed inspection system capturing 120 fps monochrome images with onboard defect classification. IC Role / Device Role / Timing Role: AM5729BABCXA acts as vision analytics engine - EVEs preprocess image data, C66x DSP runs CNN inference, and PRU-ICSS triggers strobe/lighting sync with <500 ns precision. Use Value: Eliminates need for external FPGA or GPU; full pipeline executes in <8 ms latency using on-chip memory, reducing BOM cost by $12–$18. |
Use Scenario: Panel-mounted HMI controlling servo drives and collecting vibration sensor data in CNC machinery. IC Role / Device Role / Timing Role: AM5729BABCXA serves as dual-role controller - Cortex-A15 runs Qt-based UI and EtherCAT master stack, while PRU-ICSS handles distributed clock synchronization and PDO exchange at 1 kHz. Use Value: Achieves <1 µs jitter on EtherCAT cycle timing and supports 32-axis motion control without external timing ICs. |
| 4K Video Analytics Gateway | Secure Edge AI Appliance |
|
Use Scenario: Multi-camera aggregation node performing people counting, license plate recognition, and metadata tagging before cloud upload. IC Role / Device Role / Timing Role: AM5729BABCXA functions as media concentrator - VIP modules ingest four 1080p60 streams, IVA-HD encodes composite output, and EVEs run object detection pre-filtering. Use Value: Processes 4× 1080p60 streams concurrently with <2 W total SoC power; eliminates need for discrete video encoder ASICs. |
Use Scenario: Tamper-resistant gateway for predictive maintenance in oil & gas SCADA systems. IC Role / Device Role / Timing Role: AM5729BABCXA operates as trusted execution environment - crypto accelerators perform secure boot and OTA firmware validation, while isolated Cortex-M4 cores monitor watchdog chains and sensor health. Use Value: Meets IEC 62443-3-3 SL2 requirements with hardware-rooted trust; prevents unauthorized firmware updates via AES-GCM authenticated decryption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance embedded processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5728BABCXA | Omits EVE, HDMI, IVA-HD, and BB2D; retains dual A15, dual C66x, PRU-ICSS, and crypto engines. | Suitable for non-vision industrial controllers where 1080p video or GPU rendering is unnecessary. | Select AM5728BABCXA when vision acceleration and 4K video are not required - reduces thermal design complexity and BOM cost by ~12%. |
| AM5749BABCXA | Adds dual Cortex-R5 safety lockstep cores, ISO 26262 ASIL-B certification, and enhanced ECC coverage on all memories and buses. | Required for automotive ADAS domain controllers or medical devices needing functional safety compliance. | Choose AM5749BABCXA only when ASIL-B certification and lockstep R5 cores are mandated - not a drop-in replacement due to safety firmware dependencies. |
Compared with AM5728BABCXA, AM5729BABCXA adds vision-specific hardware enabling real-time analytics without external coprocessors; versus AM5749BABCXA, it lacks safety-certified cores and fault-tolerant infrastructure, making it optimal for cost-sensitive industrial edge applications where functional safety is not required.
Availability
AM5729BABCXA is available at Aetrix Electronics and suitable for industrial automation, embedded vision, and HMI applications requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for AM5729BABCXA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The AM5729BABCXA belongs to TI's Sitara™ Arm processor family, designed specifically for high-performance embedded applications demanding heterogeneous processing, real-time I/O, and integrated vision acceleration - targeting industrial IoT, machine vision, and human-machine interface systems.
FAQ
What is the maximum DDR3 speed supported by AM5729BABCXA?
AM5729BABCXA supports DDR3-1066 (533 MHz) across both EMIF channels, enabling up to 2 GB per channel with interleaved addressing for peak bandwidth exceeding 10 GB/s. This speed is validated under recommended operating conditions in TI SPRS953G Section 5.4 and requires strict PCB layout adherence to TI's DDR3 routing guidelines in Section 8.2.
Does AM5729BABCXA include hardware cryptographic acceleration?
Yes, AM5729BABCXA integrates dedicated crypto hardware accelerators supporting AES-128/256, SHA-1/256, DES/3DES, and random number generation (RNG). These engines operate independently of the Cortex-A15 cores and are accessible via TI's Crypto Library and Linux kernel crypto API - enabling secure boot, TLS offload, and encrypted storage without CPU overhead.
How many video input lanes does AM5729BABCXA support?
AM5729BABCXA supports twelve video input lanes across three Video Input Port (VIP) modules: VIP1 (vin1a/b, vin2a/b), VIP2 (vin3a/b, vin4a/b), and VIP3 (vin5a, vin6a). Each lane accepts parallel BT.656/BT.1120 or MIPI CSI-2 data, enabling concurrent ingestion of up to four 1080p60 streams - confirmed in TI SPRS953G Section 7.6 and Table 3-1.
Is AM5729BABCXA pin-compatible with AM5728BABCXA?
Yes, AM5729BABCXA is pin-compatible with AM5728BABCXA and AM5726BABCXA in the same 760-ball FCBGA (ABC) package. All share identical mechanical footprint, ball map, and power delivery requirements - allowing PCB reuse across variants. However, unused balls and signal multiplexing differ per device, so software configuration must match the specific variant's capabilities per TI SPRS953G Section 4.2.
What industrial communication protocols are supported natively by AM5729BABCXA?
AM5729BABCXA natively supports EtherCAT, PROFINET, and CANopen through its dual PRU-ICSS subsystems - each PRU-ICSS contains dual 32-bit RISC processors, 12 KB SRAM, and programmable I/O peripherals. TI provides certified protocol stacks and reference designs (e.g., TIDEP0050) that leverage this hardware for sub-microsecond jitter and deterministic cycle times without external ASICs.
AM5729BABCXA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 760-BFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 1.5GHz
- Co-Processors/DSP:
- DSP, BB2D, IPU, IVA, GPU, VPE
- RAM Controllers:
- DDR3, SRAM
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- -
- Ethernet:
- GbE (2)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 2.0 (1), USB 3.0 (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 760-FCBGA (23x23)
- Additional Interfaces:
- CAN, EBI/EMI, HDQ/1-Wire®, I2C, McASP, McSPI, MMC/SD/SDIO, PCIe, QSPI, UART
AM5729BABCXA FAQ
1.How can I place an order for AM5729BABCXA through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5729BABCXA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5729BABCXA reliable?
The price and inventory of AM5729BABCXA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5729BABCXA is usually 5 days.
3.What payment methods are accepted for AM5729BABCXA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5729BABCXA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5729BABCXA?
AM5729BABCXA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5729BABCXA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5729BABCXA?
For technical support, including AM5729BABCXA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5729BABCXA requirements.
6.How does Aetrix verify that AM5729BABCXA is sourced from the original manufacturer or authorized distributors?
All AM5729BABCXA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5729BABCXA meets industry standards.
7.What is the process for return or replacement of AM5729BABCXA?
All AM5729BABCXA units undergo pre-shipment inspection (PSI). If there is an issue with AM5729BABCXA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5729BABCXA part is unused and in its original packaging.
Return procedure for AM5729BABCXA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5729BABCXA Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

