My Inquiry
My Account
Texas Instruments AM5748ABZXEA
- Part No.:
- AM5748ABZXEA
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 760-LFBGA, FCBGA
- Datasheet:
-
AM5748ABZXEA.pdf
- Description:
- IC MPU SITARA 1.5GHZ 760FCBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,592
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5748ABZXEA from Texas Instruments is a high-performance Sitara™ Arm® applications processor featuring dual Cortex®-A15 CPUs, two C66x DSP cores, dual Cortex-M4 coprocessors, and integrated video acceleration (IVA-HD, VPE, EVE). It supports DDR3-1333 memory, HDMI 1.4a output, and dual Gigabit Ethernet for industrial HMI and analytics edge devices.
For engineers reviewing the AM5748ABZXEA datasheet, AM5748ABZXEA pinout, AM5748ABZXEA application, or AM5748ABZXEA equivalent, key selection criteria include its dual-A15 + dual-C66x heterogeneous compute architecture, 2.5MB on-chip L3 RAM, PCIe Gen2 support, and hardware-accelerated 4K@15fps H.264 encode/decode capability.
Technical Context
The AM5748ABZXEA implements a tightly coupled heterogeneous processing architecture: dual Cortex-A15 cores handle OS and control tasks, while two C66x VLIW DSPs execute real-time signal processing; two EVEs offload vision analytics; and the IVA-HD subsystem handles full-HD video encode/decode with hardware-accelerated H.264 up to 4K@15fps.
Its memory subsystem includes two independent DDR3/DDR3L EMIF controllers (up to 2GB each, ECC on EMIF1), 2.5MB OCMC RAM with ECC, and GPMC for NAND/NOR/async memory. Connectivity integrates dual PRU-ICSS for industrial protocols, MCAN-FD and DCAN, PCIe Gen2 (2×5-Gbps lanes), SATA Gen2, and dual USB 3.0/2.0 DRD ports.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual Arm Cortex-A15 @ up to 1.5 GHz - enables Linux RTOS execution with deterministic control and rich application layer support |
| DSP Cores | Two TI C66x VLIW floating-point DSPs - delivers 32×16-bit fixed-point multiplies/cycle for real-time sensor fusion or motor control algorithms |
| Video Acceleration | IVA-HD + VPE + dual EVE - enables simultaneous 4K@15fps H.264 encode/decode and embedded vision analytics without CPU load |
| Memory Interface | Two DDR3/DDR3L EMIFs supporting DDR3-1333 - provides up to 4GB total external memory bandwidth with ECC on primary channel for system reliability |
| On-Chip RAM | 2.5MB OCMC RAM with ECC - low-latency shared memory accessible by all masters (MPU, DSP, GPU, DMA) for critical real-time buffers |
| Connectivity | PCIe Gen2 (2-lane or dual 1-lane), SATA Gen2, dual Gigabit Ethernet switch, MCAN-FD, USB 3.0 DRD - supports high-bandwidth peripheral expansion and industrial fieldbus integration |
| Security | Hardware root-of-trust, secure boot, AES/SHA/3DES crypto acceleration, TrustZone-based TEE - meets requirements for secure firmware updates and isolated trusted execution environments |
Pinout & Package
AM5748ABZXEA is housed in a 23 mm × 23 mm, 0.8-mm pitch, 760-ball FCBGA package (ABZ). Pin functions are configurable via multiplexing modes controlled by pad configuration registers; default reset state and I/O voltage domains (1.8V, 3.3V, DDR I/O) are defined per ball in the device TRM.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ddr1_dq[31:0] | DDR3 Data Bus (EMIF1) | 32-bit bidirectional data interface for primary DDR3 channel; requires matched-length routing and termination for DDR3-1333 timing compliance |
| ddr1_ck / ddr1_nck | DDR3 Clock Pair (EMIF1) | Differential clock input driving DDR3 SDRAM; must be routed as controlled-impedance differential pair with tight skew control |
| gmac_sw0_mii_tx_clk | Gigabit Ethernet MII Transmit Clock | 25 MHz clock output for MII-mode PHY interface; sourced from internal PLL and synchronized to GMAC domain |
| pru0_r30 / pru1_r30 | PRU-ICSS General-Purpose I/O | Dedicated GPIO pins for real-time bit-banging or protocol emulation (e.g., custom fieldbus, PWM, quadrature decoding) |
| usb1_drvvbus | USB 3.0 VBUS Detection | Input monitoring USB 3.0 port VBUS presence; used by USB PHY controller to determine host/device role in DRD operation |
Key Features
| Feature | Design Value |
|---|---|
| Heterogeneous Compute Architecture | Dual Cortex-A15 + dual C66x DSP + dual Cortex-M4 + dual EVE enables concurrent real-time control, signal processing, vision analytics, and OS services without resource contention |
| Hardware Video Pipeline | IVA-HD subsystem with dedicated H.264 encoder/decoder and VPE scaler/composer supports 4K@15fps encode/decode and multi-stream HD video composition offloading CPU |
| Industrial Protocol Offload | Dual PRU-ICSS subsystems implement EtherCAT®, PROFINET, or Ethernet/IP in firmware - eliminates need for external protocol ASICs or FPGA logic |
| Cryptographic Acceleration | Dedicated AES-128/192/256, SHA2-224/256/384/512, and TRNG engines accelerate secure boot, encrypted storage, and TLS handshake operations in hardware |
| Memory Reliability | ECC on OCMC RAM and EMIF1 DDR3 channel protects against single-bit errors in critical code/data storage and main memory - essential for safety-critical industrial deployments |
Applications
| Industrial HMI | Edge Analytics Gateway |
|---|---|
Use Scenario: High-resolution touchscreen panel in factory automation with real-time machine status visualization and remote diagnostics. IC Role / Device Role / Timing Role: Central applications processor executing Linux GUI stack, rendering graphics via SGX544 GPU, and managing video inputs from inspection cameras via VIP modules. Use Value: Dual Cortex-A15 + SGX544 GPU + HDMI 1.4a enable smooth 1080p60 UI rendering and local video playback without frame drops or latency spikes. | Use Scenario: Smart gateway aggregating sensor data from PLCs, drives, and IIoT nodes, performing local AI inference and forwarding filtered results to cloud. IC Role / Device Role / Timing Role: Heterogeneous compute hub running Linux on A15 cores, neural network inference on C66x DSPs, and protocol translation (Modbus-to-MQTT) on PRU-ICSS. Use Value: On-chip EVEs accelerate convolutional filtering for vision-based anomaly detection; 2.5MB OCMC RAM stores inference models with ECC protection. |
| Video Surveillance NVR | Medical Imaging Edge Node |
Use Scenario: Embedded network video recorder capturing and encoding feeds from up to eight IP cameras with motion-triggered recording and metadata tagging. IC Role / Device Role / Timing Role: Video processing engine orchestrating VIP inputs, IVA-HD encoding, VPE scaling, and storage via SATA/eMMC - managed by A15 cores with real-time scheduling. Use Value: Hardware-accelerated 4K@15fps H.264 encode allows simultaneous encoding of four 1080p streams at <500 mW per stream - reducing thermal load and power supply cost. | Use Scenario: Portable ultrasound or endoscopy device requiring real-time image enhancement, noise reduction, and DICOM-compliant video streaming over USB 3.0. IC Role / Device Role / Timing Role: Real-time imaging pipeline: VIP captures raw sensor data, EVE applies beamforming, VPE performs dynamic range compression, and USB 3.0 DRD transmits processed video. Use Value: Dedicated VPE and EVE hardware achieve sub-10ms end-to-end latency from sensor capture to display/stream - meeting clinical responsiveness requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5749ABZXEA | Includes EVE1/EVE2, HDMI, IVA-HD, SGX544 GPU, and BB2D - full-featured variant with identical package and pinout | Required for applications needing embedded vision analytics, HDMI display output, or 3D graphics acceleration | Select AM5749ABZXEA when EVE, HDMI, or GPU functionality is mandatory; AM5748ABZXEA omits these blocks to reduce cost and power |
| AM6548ABZXEA | Newer 16nm process, Arm Cortex-A53 (vs A15), no C66x DSP, adds ARM Neon and deep learning accelerators, different pinout and memory interface | Better suited for Linux-based edge AI inference with lower power, but lacks legacy DSP algorithm compatibility and real-time determinism of C66x | Choose AM6548ABZXEA for new designs prioritizing AI inference efficiency and long-term roadmap; retain AM5748ABZXEA for existing C66x-based firmware or deterministic real-time workloads |
Compared with AM5749ABZXEA, AM5748ABZXEA removes EVE, HDMI, and GPU to reduce BOM cost and thermal envelope while retaining identical CPU/DSP/PRU/EMIF capabilities; versus AM6548ABZXEA, it offers superior real-time DSP performance and legacy software compatibility at the expense of newer AI acceleration and process node advantages.
Availability
AM5748ABZXEA is available at Aetrix Electronics and suitable for industrial HMI, edge analytics gateways, video surveillance NVRs, and medical imaging edge nodes requiring stable component supply across extended product lifecycles.
Supply support for AM5748ABZXEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The AM5748ABZXEA belongs to the Sitara™ AM57x processor family, designed specifically for high-performance embedded applications demanding heterogeneous compute, real-time industrial communication, and hardware-accelerated multimedia processing in harsh environments.
FAQ
What is the maximum DDR3 speed supported by AM5748ABZXEA?
The AM5748ABZXEA supports DDR3/DDR3L memory interfaces up to DDR3-1333 (667 MHz clock, 1333 MT/s data rate) on both EMIF1 and EMIF2 channels. EMIF1 supports ECC for enhanced reliability in mission-critical applications, while EMIF2 operates without ECC. Both channels support up to 2GB of physical memory each.
Does AM5748ABZXEA include hardware cryptographic acceleration?
Yes, AM5748ABZXEA includes dedicated cryptographic acceleration engines supporting AES-128/192/256, 3DES, SHA1, SHA2-224/256/384/512, MD5, and a true random number generator (TRNG). These accelerators are accessible via DMA and integrated into the secure boot and Trusted Execution Environment (TEE) framework.
How many PRU-ICSS subsystems does AM5748ABZXEA integrate?
The AM5748ABZXEA integrates two independent Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) modules. Each PRU-ICSS contains dual 32-bit RISC cores, local memory, and programmable I/O peripherals, enabling deterministic real-time protocol stacks such as EtherCAT, PROFINET, or custom fieldbus implementations.
Is AM5748ABZXEA pin-compatible with AM5749ABZXEA?
Yes, AM5748ABZXEA and AM5749ABZXEA share identical 760-ball FCBGA (ABZ) packaging, mechanical footprint, and pinout. They differ only in silicon-level feature enablement: AM5749ABZXEA includes EVE1/EVE2, HDMI encoder, SGX544 GPU, and BB2D accelerator, while AM5748ABZXEA disables those blocks - allowing drop-in replacement where those features are unused.
What video codecs does the IVA-HD subsystem in AM5748ABZXEA support?
The IVA-HD subsystem in AM5748ABZXEA supports H.264 encode and decode at up to 4K resolution @ 15 fps. For other codecs including MPEG-4, VC-1, and VP8, the maximum supported resolution is 1080p60. All video processing is hardware-accelerated and operates independently of the Cortex-A15 CPU cores.
AM5748ABZXEA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 760-LFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 1.5GHz
- Co-Processors/DSP:
- ARM® Cortex®-M4, C66x
- RAM Controllers:
- DDR3, DDR3L
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- HDMI, LCD, Video
- Ethernet:
- GbE (2)
- SATA:
- SATA 3Gbps (1)
- USB:
- USB 2.0 (2), USB 3.0 (2)
- Voltage - I/O:
- 1.35V, 1.5V, 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, Boot Security, Cryptography, Secure JTAG, Secure RTC
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 760-FCBGA (23x23)
- Additional Interfaces:
- CAN, HDQ/1-Wire, I2C, McASP, MMC/SD/SDIO, QSPI, SPI, SD/SDIO, UART
AM5748ABZXEA FAQ
1.How can I place an order for AM5748ABZXEA through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5748ABZXEA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5748ABZXEA reliable?
The price and inventory of AM5748ABZXEA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5748ABZXEA is usually 5 days.
3.What payment methods are accepted for AM5748ABZXEA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5748ABZXEA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5748ABZXEA?
AM5748ABZXEA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5748ABZXEA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5748ABZXEA?
For technical support, including AM5748ABZXEA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5748ABZXEA requirements.
6.How does Aetrix verify that AM5748ABZXEA is sourced from the original manufacturer or authorized distributors?
All AM5748ABZXEA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5748ABZXEA meets industry standards.
7.What is the process for return or replacement of AM5748ABZXEA?
All AM5748ABZXEA units undergo pre-shipment inspection (PSI). If there is an issue with AM5748ABZXEA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5748ABZXEA part is unused and in its original packaging.
Return procedure for AM5748ABZXEA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5748ABZXEA Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
