Texas Instruments AM5K2E02ABD25
- Part No.:
- AM5K2E02ABD25
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 1089-BFBGA, FCBGA
- Datasheet:
-
AM5K2E02ABD25.pdf
- Description:
- IC MPU SITARA 1.25GHZ 1089FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,836
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AM5K2E02ABD25 from Texas Instruments is a dual-core ARM Cortex-A15 KeyStone II System-on-Chip (SoC) operating at up to 1.25 GHz, integrating 4MB shared L2 cache, 2MB MSMC SRAM, and a 72-bit DDR3/DDR3L interface supporting 1600 MTPS. It delivers 8 Gbps total Ethernet bandwidth via eight SGMII ports and supports IEEE 1588 v2 with Annex D/E/F for precision time synchronization in enterprise networking infrastructure.
For engineers reviewing the AM5K2E02ABD25 datasheet, AM5K2E02ABD25 pinout, AM5K2E02ABD25 application, or AM5K2E02ABD25 equivalent, key selection criteria include dual-core Cortex-A15 performance at 1.25 GHz, integrated packet acceleration for 1 Gbps wire-speed IPsec/GTP-U/SCTP/PDCP, hardware-based security acceleration supporting AES/SHA-2/3DES/Kasumi, and 1089-pin ABD BGA packaging with industrial temperature range support.
Technical Context
The AM5K2E02ABD25 implements TI's KeyStone II architecture centered on TeraNet-a non-blocking multipoint-to-multipoint switch fabric enabling concurrent high-bandwidth data paths between cores, accelerators, and I/Os. Its Multicore Shared Memory Controller (MSMC) provides low-latency access to 2MB on-chip SRAM and DDR3 memory while maintaining cache coherency across dual Cortex-A15 cores.
Hardware offload is enabled through the Multicore Navigator with 8k configurable queues and a packet-based DMA engine, coupled with dedicated Network Coprocessor subsystems including Packet Accelerator (for transport-plane IPsec, GTP-U, SCTP, PDCP) and Security Accelerator (supporting ECB/CBC/CTR/F8/A5/3/CCM/GCM/AES/DES/3DES/Kasumi/SNOW 3G/SHA-1/SHA-2/MD5).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Count | Dual ARM Cortex-A15 processors, enabling parallel real-time processing of network control and data plane tasks. |
| Max Core Frequency | 1.25 GHz-guaranteed operational speed under commercial temperature conditions (0°C to 85°C). |
| L2 Cache | 4 MB unified cache shared by both cores, reducing memory latency for multi-threaded workloads. |
| MSMC SRAM | 2 MB on-chip shared memory accessible by all cores and peripherals with ECC protection for system reliability. |
| DDR3 Interface | 72-bit bus (64-bit data + 8-bit ECC) supporting DDR3/DDR3L at up to 1600 MTPS-enabling >12 GB/s theoretical bandwidth. |
| Ethernet Ports | Eight SGMII ports with wire-rate switching and MACSEC support-providing full-duplex 1 Gbps per port without software overhead. |
| Security Acceleration | Hardware-accelerated crypto engines delivering up to 6.4 Gbps IPSec throughput and 3 Gbps air ciphering for LTE/5G backhaul. |
Pinout & Package
AM5K2E02ABD25 uses a 1089-pin Flip-Chip Plastic BGA (FCBGA) package designated ABD, measuring 27 mm × 27 mm with 0.8 mm ball pitch. The package supports industrial-grade thermal dissipation and is qualified for commercial (0°C to 85°C) and extended (-40°C to 100°C) temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR3_DQ[0:63] | DDR3 Data Bus | 64-bit bidirectional data path with dedicated DQS/DQSN strobes for high-speed memory transactions. |
| DDR3_ADDR[0:15] | DDR3 Address Bus | 16-bit address/command bus supporting bank, row, and column addressing for DDR3/DDR3L devices. |
| SGMII_CLK[0:7] | SGMII Reference Clock Input | Differential 125 MHz clock input per SGMII port-required for PHY synchronization and deterministic latency. |
| PCIe_REFCLK_P/N[0:1] | PCIe Gen2 Reference Clock | 100 MHz differential reference clock inputs for two independent PCIe Gen2 controllers (2 lanes each). |
| USB3_TX/RX_P/N[0:1] | USB 3.0 SuperSpeed Differential Pair | Two full USB 3.0 interfaces supporting 5 Gbps signaling with integrated PHY and link-layer logic. |
| GPIO_0–31 | General-Purpose I/O | 32 programmable pins supporting interrupt generation, level/edge detection, and peripheral control functions. |
Key Features
| Feature | Design Value |
|---|---|
| ARMv7-A Architecture Compliance | Full implementation with LPAE, virtualization extensions, and NEON/VFPv4-enabling Linux RTOS deployment and multimedia processing. |
| IEEE 1588 v2 Hardware Timestamping | Sub-microsecond timestamp resolution with Annex D/E/F support-eliminating software timing jitter in telecom synchronization applications. |
| Packet Accelerator Offload | Enables 1 Gbps wire-speed GTP-U tunneling and PDCP layer-3 processing without CPU intervention-reducing core utilization by >40% in mobile gateway use cases. |
| SmartReflex Dynamic Voltage Scaling | Real-time voltage/frequency adaptation based on workload-reducing active power consumption up to 25% versus fixed-voltage operation. |
| HyperLink Interconnect | 50 GBaud chip-to-chip interface supporting deterministic latency and cache-coherent memory sharing with companion KeyStone II devices. |
Applications
| Enterprise Router Control Plane | Industrial Time-Sensitive Networking |
|---|---|
Use Scenario: Centralized routing protocol execution (BGP/OSPF), firewall policy enforcement, and QoS classification in modular enterprise routers. IC Role / Device Role / Timing Role: Dual Cortex-A15 cores execute Linux-based control plane software while hardware accelerators handle packet inspection and encryption. Use Value: 4MB L2 cache and MSMC SRAM enable fast route table lookups and stateful firewall operations with <50 µs latency per packet decision. | Use Scenario: Deterministic Ethernet bridging in factory automation systems requiring sub-100 ns time synchronization across distributed I/O nodes. IC Role / Device Role / Timing Role: IEEE 1588 v2 hardware timestamping engine synchronizes all eight SGMII ports to a master clock with Annex E phase alignment. Use Value: Eliminates software timestamping jitter, enabling precise motion control coordination across PLCs and servo drives. |
| Avionics Data Concentrator Unit | Cloud Infrastructure SmartNIC |
Use Scenario: Aggregation and protocol translation of ARINC 429, MIL-STD-1553, and AFDX traffic in airborne mission computers. IC Role / Device Role / Timing Role: Multicore Navigator queues manage time-triggered message scheduling while Packet Accelerator handles AFDX header insertion and integrity checks. Use Value: Hardware-enforced temporal isolation ensures deterministic latency for safety-critical avionics messages even during peak network load. | Use Scenario: Offloading TCP/IP stack, TLS encryption, and RDMA verbs from host CPU in hyperscale server NICs. IC Role / Device Role / Timing Role: Security Accelerator performs AES-GCM encryption at line rate while EDMA3 channels move encrypted payloads directly to host memory. Use Value: Achieves 6.4 Gbps IPSec throughput with zero CPU cycles consumed-freeing host cores for application logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multicore ARM SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM5K2E04ABD25 | Quad-core Cortex-A15 at 1.4 GHz, 8 SGMII + 2×10GbE ports, additional PCIe Gen2 controller. | Higher throughput requirements in core routers and cloud gateways where dual-core headroom is insufficient. | Select AM5K2E04ABD25 when >2 Gbps aggregate packet processing or 10GbE uplinks are required. |
| TI K2G (66AK2G12) | Single-core Cortex-A15 + C66x DSP, lower power envelope (12 W TDP), no HyperLink or MSMC SRAM. | Edge computing nodes and compact wireless baseband units needing DSP-assisted signal processing. | Choose K2G for cost-sensitive edge deployments where DSP acceleration outweighs multicore scalability needs. |
Compared with AM5K2E02ABD25, AM5K2E04ABD25 offers higher compute density and 10GbE capability but requires more board area and thermal management; K2G trades core count and interconnect bandwidth for lower power and integrated DSP-making it suitable for embedded signal processing rather than high-throughput packet forwarding.
Availability
AM5K2E02ABD25 is available at Aetrix Electronics and suitable for enterprise networking infrastructure, avionics data concentrators, and industrial time-sensitive networking equipment requiring stable component supply across long product lifecycles.
Supply support for AM5K2E02ABD25 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal processing technologies for industrial, automotive, and communications markets.
The AM5K2E02ABD25 belongs to TI's KeyStone II multicore SoC family, designed specifically for high-performance, power-efficient packet processing in carrier-grade networking, defense systems, and cloud infrastructure where hardware acceleration and deterministic latency are critical.
FAQ
What is the maximum guaranteed operating frequency of the AM5K2E02ABD25?
The AM5K2E02ABD25 is rated for guaranteed operation at 1.25 GHz under commercial temperature conditions (0°C to 85°C). This speed is validated across process corners and voltage tolerances per TI's SPRS864D datasheet revision March 2015. The AM5K2E02ABD25 does not support 1.4 GHz operation-that rating applies only to the AM5K2E04ABD25 variant. Thermal design must maintain junction temperature below 105°C to sustain this frequency continuously.
Does the AM5K2E02ABD25 include hardware support for IEEE 1588 Precision Time Protocol?
Yes, the AM5K2E02ABD25 integrates full IEEE 1588 v2 hardware timestamping with support for Annex D (Transparent Clock), Annex E (Boundary Clock), and Annex F (Peer-to-Peer Transparent Clock). Each of its eight SGMII ports has dedicated timestamp registers and hardware match logic, enabling sub-microsecond timestamp accuracy without CPU involvement. This capability is confirmed in Section 1.1 and Table 10-18 of the SPRS864D datasheet.
How many Ethernet ports does the AM5K2E02ABD25 support, and what are their physical layer options?
The AM5K2E02ABD25 supports eight 1 Gbps SGMII ports with wire-rate switching and MACSEC encryption, plus two PCIe Gen2 controllers that can connect to external 10GbE PHYs. It does not integrate native 10GbE SerDes-those are present only in the AM5K2E04ABD25 variant. All eight SGMII interfaces operate at 1.25 Gbps with built-in clock recovery and auto-negotiation compliant with IEEE 802.3ab. No XAUI or KR support is included.
What type of on-chip memory is available in the AM5K2E02ABD25, and how is it allocated?
The AM5K2E02ABD25 includes 32 KB L1 instruction and 32 KB L1 data cache per Cortex-A15 core, a shared 4 MB L2 unified cache, and 2 MB of MSMC SRAM accessible by all cores and peripherals. The MSMC SRAM is error-correcting (ECC-protected) and functions as a coherent L3 cache or scratchpad memory. There is no embedded Flash or ROM beyond the 256 KB boot ROM. Memory mapping is fixed per Section 6.1 of SPRS864D, with DDR3 EMIF providing external expansion.
Is the Security Accelerator enabled by default in the AM5K2E02ABD25, and what cryptographic algorithms does it support?
The Security Accelerator in the AM5K2E02ABD25 is disabled by default and requires TI-specific configuration keys to activate-per footnote (2) in Table 3-1 of SPRS864D. When enabled, it supports ECB/CBC/CTR/F8/A5/3/CCM/GCM modes with AES-128/192/256, DES/3DES, Kasumi, SNOW 3G, SHA-1/SHA-2 (256-bit), HMAC, CMAC, GMAC, and MD5. Export-controlled functionality means activation is restricted to approved shipments only.
AM5K2E02ABD25 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 1089-BFBGA, FCBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A15
- Number of Cores/Bus Width:
- 2 Core, 32-Bit
- Speed:
- 1.25GHz
- Co-Processors/DSP:
- Network
- RAM Controllers:
- DDR3, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 1GBE (8)
- SATA:
- -
- USB:
- USB 3.0 (2)
- Voltage - I/O:
- 1.35V, 1.5V, 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 1089-FCBGA (27x27)
- Additional Interfaces:
- EBI/EMI, I2C, PCIe, SPI, TSIP, UART, USIM
AM5K2E02ABD25 FAQ
1.How can I place an order for AM5K2E02ABD25 through Aetrix?
Please submit a Request for Quotation (RFQ) for AM5K2E02ABD25 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AM5K2E02ABD25 reliable?
The price and inventory of AM5K2E02ABD25 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AM5K2E02ABD25 is usually 5 days.
3.What payment methods are accepted for AM5K2E02ABD25?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AM5K2E02ABD25 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AM5K2E02ABD25?
AM5K2E02ABD25 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AM5K2E02ABD25 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AM5K2E02ABD25?
For technical support, including AM5K2E02ABD25 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AM5K2E02ABD25 requirements.
6.How does Aetrix verify that AM5K2E02ABD25 is sourced from the original manufacturer or authorized distributors?
All AM5K2E02ABD25 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AM5K2E02ABD25 meets industry standards.
7.What is the process for return or replacement of AM5K2E02ABD25?
All AM5K2E02ABD25 units undergo pre-shipment inspection (PSI). If there is an issue with AM5K2E02ABD25, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AM5K2E02ABD25 part is unused and in its original packaging.
Return procedure for AM5K2E02ABD25:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AM5K2E02ABD25 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

