Texas Instruments AMIC120BZDNA30
- Part No.:
- AMIC120BZDNA30
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 491-LFBGA
- Datasheet:
-
AMIC120BZDNA30.pdf
- Description:
- IC MPU SITARA 300MHZ 491NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,377
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AMIC120BZDNA30 from Texas Instruments is a Sitara™ ARM® Cortex®-A9 32-bit RISC processor operating at up to 300 MHz, featuring 32KB L1 instruction and data cache, 256KB L2 cache (configurable as L3 RAM), dual USB 2.0 high-speed dual-role ports with integrated PHY, and industrial Ethernet support via a 1-port 10/100/1000 Mbps EMAC switch with IEEE 1588v2 PTP - deployed in programmable logic controller (PLC) backplane I/O modules requiring deterministic real-time protocol offload.
For engineers reviewing the AMIC120BZDNA30 datasheet, AMIC120BZDNA30 pinout, AMIC120BZDNA30 application, or AMIC120BZDNA30 equivalent, key selection criteria include PRU-ICSS subsystem availability for EtherCAT/PROFINET offload, 491-ball NFBGA package routing compatibility, LPDDR2/DDR3/DDR3L memory interface timing compliance, and dual 12-bit SAR ADC integration for analog sensor interfacing in industrial edge nodes.
Technical Context
The AMIC120BZDNA30 integrates a dual-core-capable ARM Cortex-A9 MPU subsystem with NEON SIMD and VFPv3 coprocessors, coupled with two independent PRU-ICSS subsystems - each containing two 200-MHz 32-bit RISC PRU cores, dedicated instruction/data RAM with parity, and hardware peripherals including UART, eCAP, MII Ethernet, and MDIO - enabling concurrent execution of Linux-based HLOS and hard real-time industrial protocols without CPU intervention.
Its memory architecture supports 32-bit LPDDR2 (266-MHz clock), DDR3/DDR3L (400-MHz clock), and asynchronous interfaces via GPMC with BCH-based ECC (4/8/16-bit per 512-byte block); power management includes DVFS, five ADPLLs for domain-specific clock generation, and RTC with independent 32.768-kHz oscillator and battery-backed wake capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A9, 300 MHz max - enables Linux RT or PREEMPT_RT kernel deployment with deterministic scheduling for motion control loops. |
| L1 Cache | 32KB instruction + 32KB data - reduces instruction fetch and data access latency for time-critical firmware execution. |
| L2/L3 Memory | 256KB configurable as L2 cache or L3 RAM - provides low-latency shared memory for PRU-ICSS and ARM co-processing tasks. |
| PRU-ICSS | Two subsystems, each with dual 200-MHz PRU cores - delivers hardware-accelerated EtherCAT slave, PROFINET device, or EnDat 2.2 position feedback without ARM load. |
| ADC | Two 12-bit SAR ADCs, 867 kSPS - supports simultaneous sampling of eight analog inputs (via 8:1 mux) for motor current/voltage sensing. |
| EMAC | 1-port 10/100/1000 Mbps with RGMII/MII/RMII and IEEE 1588v2 PTP - enables precise time-synchronized industrial networking in single-port configurations. |
| USB | Two USB 2.0 high-speed dual-role ports with integrated PHY - allows field-service host-mode firmware updates and device-mode peripheral connectivity without external transceivers. |
| Package | 491-pin NFBGA, 17 mm × 17 mm, 0.65-mm pitch - supports cost-effective PCB routing using via-channel array technology for dense industrial board layouts. |
Pinout & Package
AMIC120BZDNA30 uses a 491-ball NFBGA (ZDN suffix) package with 0.65-mm ball pitch and via-channel array technology optimized for low-cost routing in industrial control PCBs. Pin functions are defined across nine ball map sections (Tables 4-1 to 4-9), supporting full signal access to all integrated peripherals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ddr_d0–ddr_d31 | DDR3/LPDDR2 data bus | 32-bit bidirectional data path supporting DDR-800 (400-MHz clock) or LPDDR2-533 (266-MHz clock) operation. |
| mii1_rxd0–mii1_rxd3 | MII receive data lines | Four-bit parallel Ethernet RX interface for 10/100 Mbps mode; used with PRU-ICSS for industrial Ethernet protocol processing. |
| ADC0_AIN0–ADC0_AIN7 | Analog input channels | Eight multiplexed 12-bit SAR ADC inputs supporting simultaneous sampling for closed-loop motor control feedback. |
| USB0_DP/USB0_DM | USB 2.0 differential pair | Full-speed/high-speed differential signaling for USB0 port; integrated PHY eliminates need for external transceiver. |
| RTC_XTALIN/RTC_XTALOUT | 32.768-kHz crystal interface | Connects to external tuning-fork crystal for battery-backed real-time clock operation independent of main power domains. |
| PWRONRSTn | Power-on reset input | Active-low synchronous reset latched on rising edge to configure boot mode and initialize all power domains. |
Key Features
| Feature | Design Value |
|---|---|
| PRU-ICSS subsystem | Dual independent subsystems with 12KB/4KB instruction RAM and 8KB/4KB data RAM (parity-protected) - enables concurrent EtherCAT and PROFINET stack execution without ARM core contention. |
| Crypto acceleration | Hardware AES, SHA, RNG, DES, and 3DES engines - accelerates secure boot, encrypted firmware updates, and TLS handshake offload in industrial gateways. |
| eHRPWM modules | Six enhanced high-resolution PWM modules with 16-bit time-base counter - supports >100 kHz switching frequency for digital power supply control and servo drive modulation. |
| GPMC with BCH ECC | Flexible 8-/16-bit NAND/NOR/SRAM interface with 4-/8-/16-bit ECC per 512-byte block - ensures reliable boot image storage in harsh industrial environments. |
| Real-time clock (RTC) | Battery-backed 32.768-kHz oscillator with programmable alarm and RTC_PMIC_EN output - enables autonomous wake-up and power-management IC coordination during deep-sleep modes. |
| EDMA controller | 64-channel enhanced DMA with third-party transfer controllers - enables zero-CPU-overhead data movement between DDR, OCMC RAM, and peripherals like McASP or McSPI. |
Applications
| Industrial PLC Backplane I/O | Connected Servo Drive Controller |
|---|---|
Use Scenario: Modular I/O expansion chassis with hot-swappable analog/digital modules communicating over EtherCAT or PROFINET. IC Role / Device Role / Timing Role: AMIC120BZDNA30 serves as the central protocol gateway and real-time scheduler, with PRU-ICSS handling EtherCAT frame processing and ARM running Linux-based configuration services. Use Value: Eliminates need for external FPGA or ASIC by integrating both HLOS and hard real-time protocol stacks in one SoC, reducing BOM count and board area. | Use Scenario: Compact servo drive with integrated current sensing, position feedback (EnDat 2.2), and fieldbus connectivity. IC Role / Device Role / Timing Role: AMIC120BZDNA30 executes motor control algorithms on ARM while PRU-ICSS manages EnDat 2.2 position decoding and PWM waveform generation via eHRPWM. Use Value: Achieves <1 µs jitter in PWM output and sub-microsecond EnDat response time - meeting SIL-2 functional safety requirements for motion control. |
| Smart Industrial Gateway | Programmable Logic Relay Module |
Use Scenario: Edge gateway aggregating Modbus RTU, CANopen, and OPC UA traffic for cloud telemetry and local SCADA. IC Role / Device Role / Timing Role: AMIC120BZDNA30 runs dual Linux containers - one for protocol translation, another for secure TLS tunneling - with crypto acceleration enabling 20+ concurrent TLS sessions. Use Value: Hardware-accelerated AES-256 and SHA-256 reduce CPU utilization by >70% versus software-only implementation, extending thermal headroom in fanless enclosures. | Use Scenario: DIN-rail mounted relay module with analog input monitoring, digital I/O control, and web-based HMI. IC Role / Device Role / Timing Role: AMIC120BZDNA30 implements deterministic cyclic I/O scanning using eCAP for pulse counting and eQEP for encoder-based speed measurement. Use Value: Six eHRPWM outputs and three eQEP modules enable direct control of up to six independent relays with synchronized timing - eliminating external timer ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar industrial processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AM4376BZDNA30 | 1-GHz ARM Cortex-A9, SGX530 GPU, dual-camera interface, higher power consumption (1.5W typical vs. 0.9W) | Targeted at HMI-rich applications requiring graphics rendering and video capture - not required for pure protocol gateway or relay control. | Select AM4376BZDNA30 only if GUI rendering or camera input is mandatory; AMIC120BZDNA30 offers better power efficiency and lower cost for headless industrial control. |
| AMIC110BZDNA30 | Same package and pinout, but lacks PRU-ICSS subsystem and has reduced peripheral set (no eQEP, fewer eHRPWM, no EtherCAT/PROFINET support) | Designed for cost-sensitive non-real-time applications such as basic HMI or data concentrators without industrial Ethernet protocol offload. | AMIC110BZDNA30 is unsuitable where deterministic EtherCAT/PROFINET execution is required; AMIC120BZDNA30 is the minimum variant with full PRU-ICSS capability. |
Compared with AM4376BZDNA30, AMIC120BZDNA30 delivers identical PRU-ICSS real-time protocol performance at lower power and cost, while AMIC110BZDNA30 lacks the essential PRU-ICSS hardware needed for industrial Ethernet offload - making AMIC120BZDNA30 the optimal balance of real-time capability, thermal envelope, and bill-of-materials simplicity.
Availability
AMIC120BZDNA30 is available at Aetrix Electronics and suitable for industrial PLC backplane I/O, connected servo drive controllers, and smart industrial gateways requiring stable component supply across extended product lifecycles.
Supply support for AMIC120BZDNA30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The AMIC120 product line targets cost-optimized industrial automation applications requiring deterministic real-time protocol processing alongside Linux-based system management - delivered through the Sitara™ ARM Cortex-A9 platform with integrated PRU-ICSS.
FAQ
What is the maximum operating frequency of the ARM Cortex-A9 core in the AMIC120BZDNA30?
The AMIC120BZDNA30 features an ARM Cortex-A9 processor core rated for operation up to 300 MHz. This frequency is validated under specified thermal and voltage conditions per TI's SPRSP09B datasheet, and enables execution of Linux-based real-time applications with sufficient margin for deterministic interrupt latency in industrial control loops. The AMIC120BZDNA30 does not support dynamic overclocking beyond this specification.
Does the AMIC120BZDNA30 support LPDDR2 memory, and what is the maximum data rate?
Yes, the AMIC120BZDNA30 supports LPDDR2 memory with a maximum clock frequency of 266 MHz, corresponding to a data rate of LPDDR2-533. This is implemented via its 32-bit EMIF interface and is fully supported in TI's Processor SDK for Linux and RTOS environments. The AMIC120BZDNA30 also supports DDR3 and DDR3L at 400-MHz clock (DDR-800 data rate).
How many PRU-ICSS subsystems does the AMIC120BZDNA30 include, and what protocols do they support?
The AMIC120BZDNA30 includes two PRU-ICSS subsystems - PRU-ICSS0 and PRU-ICSS1 - each with dual 200-MHz PRU cores and dedicated RAM. These subsystems natively support EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, EnDat 2.2, and other industrial protocols via TI's PRU-ICSS Ethernet Protocol Stack (PRU-ICSS-EP). The AMIC120BZDNA30 can run multiple protocols concurrently, such as EtherCAT on PRU-ICSS0 and EnDat 2.2 on PRU-ICSS1.
What ADC resolution and sampling rate does the AMIC120BZDNA30 provide?
The AMIC120BZDNA30 integrates two independent 12-bit successive approximation register (SAR) ADCs - ADC0 and ADC1 - each capable of up to 867 kSPS. Each ADC supports eight analog inputs via an internal 8:1 analog multiplexer, and both share common reference pins (VREFP/VREFN). This ADC performance is sufficient for motor current sensing, temperature monitoring, and analog I/O in industrial edge devices using the AMIC120BZDNA30.
Is the AMIC120BZDNA30 pin-compatible with other AMIC120 variants such as AMIC110 or AM437x?
No, the AMIC120BZDNA30 is not pin-compatible with AMIC110 or AM437x devices. While it shares the same 491-ball ZDN package footprint with AMIC110BZDNA30, functional pin assignments differ significantly - particularly for PRU-ICSS, EMAC, and ADC signals. The AM437x family uses different package types (e.g., ABZ, ABA) and has incompatible ball maps. Board-level reuse requires verification against TI's ZDN ball maps for each specific part number.
AMIC120BZDNA30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 491-LFBGA
- Series:
- Sitara™
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A9
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 300MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- DDR3, LPDDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, SHA, RNG, DES, DES
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 491-NFBGA (17x17)
- Additional Interfaces:
- AC'97, CAN, I2C, I2S, MLB, MMC/SD/SDIO, PCIe, SAI, SPDIF, SPI, SSI, UART
AMIC120BZDNA30 FAQ
1.How can I place an order for AMIC120BZDNA30 through Aetrix?
Please submit a Request for Quotation (RFQ) for AMIC120BZDNA30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AMIC120BZDNA30 reliable?
The price and inventory of AMIC120BZDNA30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AMIC120BZDNA30 is usually 5 days.
3.What payment methods are accepted for AMIC120BZDNA30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AMIC120BZDNA30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AMIC120BZDNA30?
AMIC120BZDNA30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AMIC120BZDNA30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AMIC120BZDNA30?
For technical support, including AMIC120BZDNA30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AMIC120BZDNA30 requirements.
6.How does Aetrix verify that AMIC120BZDNA30 is sourced from the original manufacturer or authorized distributors?
All AMIC120BZDNA30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AMIC120BZDNA30 meets industry standards.
7.What is the process for return or replacement of AMIC120BZDNA30?
All AMIC120BZDNA30 units undergo pre-shipment inspection (PSI). If there is an issue with AMIC120BZDNA30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AMIC120BZDNA30 part is unused and in its original packaging.
Return procedure for AMIC120BZDNA30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AMIC120BZDNA30 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

