My Inquiry
My Account
Infineon Technologies AN983BX-BG-T-V1
- Part No.:
- AN983BX-BG-T-V1
- Manufacturer:
- Infineon Technologies
- Category:
- Controllers
- Package:
- 128-BFQFP
- Datasheet:
-
AN983BX-BG-T-V1.pdf
- Description:
- IC PCI TO ETHERNET LAN 128QFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,698
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AN983BX-BG-T-V1 from Infineon Technologies is a PCI/Mini-PCI-to-Ethernet LAN controller IC integrating MAC, PHY interface (MII), and PCI bus interface in a single PQFP-128 package. It supports 10/100 Mbps Ethernet operation, Wake-on-LAN via Magic Packet, ACPI power management (D0–D3 states), and on-chip descriptor-based packet buffering with early transmit/receive interrupt capability. Used in embedded industrial PCs and Mini-PCI add-in cards for legacy system network connectivity.
For engineers reviewing the AN983BX-BG-T-V1 datasheet, AN983BX-BG-T-V1 pinout, AN983BX-BG-T-V1 application, or AN983BX-BG-T-V1 equivalent, key selection criteria include MII-compliant PHY interfacing, PCI Rev 2.2 compliance, EEPROM-based configuration storage, dual-mode LED control (3- or 4-LED), and hardware-accelerated flow control in full-duplex mode.
Technical Context
The AN983BX-BG-T-V1 implements a fully integrated PCI-to-Ethernet bridge with a compliant IEEE 802.3 MAC layer and MII interface to external 10/100BASE-TX PHYs. Its initialization flow relies on serial EEPROM (I²C-compatible) for MAC address, vendor ID, and subsystem ID loading at power-up.
It supports ring- and chain-structured descriptor buffers for receive/transmit packet management, with programmable early-interrupt thresholds to reduce host CPU overhead. The transceiver reset and Wake-on-LAN logic operate independently of PCI bus activity, enabling low-power standby with selective wake capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 10/100 Mbps IEEE 802.3-compliant Ethernet operation - enables interoperability with standard twisted-pair LAN infrastructure. |
| Interface | PCI Rev 2.2 bus master/slave interface - supports 32-bit/33 MHz operation with memory-mapped I/O and BAR-based resource allocation. |
| PHY Interface | Media Independent Interface (MII) - provides standardized parallel connection to external PHYs (e.g., DP83840A, LAN83C185) without internal analog transceiver. |
| Power Management | ACPI D0–D3 hot-plug compatible states - allows OS-directed power state transitions including wake from D3cold via Magic Packet detection. |
| Buffer Architecture | Descriptor-based ring/chain DMA buffer management - offloads packet framing, checksum insertion, and scatter-gather handling from host CPU. |
| Wake Trigger | Magic Packet detection with pattern match on 6×0xFF + 16×MAC address - enables remote system wake without host CPU involvement. |
| Configuration Storage | External serial EEPROM (I²C) interface - stores MAC address, PCI IDs, and LED configuration; eliminates need for factory programming. |
Pinout & Package
PQFP-128 (Plastic Quad Flat Package, 20 mm × 20 mm, 0.5 mm pitch) with exposed thermal pad; RoHS-compliant "Green" package per Rev. 1.81 (2005).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | PCI Clock Input | Accepts 33 MHz ±0.5% crystal or clock source; drives internal PLL for synchronous PCI and MAC timing. |
| MDIO / MDC | MII Management Interface | Bi-directional MDIO and output MDC signals for read/write access to external PHY registers (IEEE 802.3 Clause 22). |
| TXD[3:0] / RXD[3:0] | MII Data Bus | 4-bit parallel transmit/receive data path synchronized to TX_CLK/RX_CLK; supports full/half-duplex MII timing. |
| LED0–LED3 | LED Control Outputs | Open-drain outputs supporting two modes: 3-LED (Link/Activity/Speed) or 4-LED (separate 10/100 indicators) with programmable polarity. |
| EEPROM_CLK / EEPROM_DATA | Serial EEPROM Interface | I²C-compatible signals for boot-time configuration loading; supports 128-byte or larger EEPROMs with standard addressing. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-accelerated flow control | Automatic PAUSE frame generation and response in full-duplex mode - prevents packet loss during burst traffic without host intervention. |
| Early interrupt generation | Configurable threshold-based TX/RX interrupt assertion before full descriptor completion - reduces latency and CPU polling overhead. |
| Dual-mode LED control | Software-selectable 3-LED or 4-LED display mapping - simplifies board-level indicator design across Mini-PCI card variants. |
| Independent transceiver reset | Dedicated TRST# pin allowing PHY reset without affecting PCI or MAC logic - enables safe PHY reinitialization during link renegotiation. |
| PCI configuration space compliance | Fully implements PCI Class Code 0200h (Ethernet controller) with standard Base Address Registers and Power Management Capability structure - ensures plug-and-play OS driver compatibility. |
Applications
| Industrial Mini-PCI Network Card | Legacy PC Embedded LAN Adapter |
|---|---|
Use Scenario: Retrofitting ISA/PCI-based industrial controllers with 10/100 Mbps Ethernet connectivity using Mini-PCI form factor. IC Role / Device Role / Timing Role: PCI-to-Ethernet bridge providing MAC-layer framing, descriptor-based DMA, and MII handoff to external PHY. Use Value: Eliminates need for discrete PCI bridge + MAC + PHY solution; reduces BOM count and PCB area while maintaining driver compatibility with standard Ethernet stacks. |
Use Scenario: Adding managed Ethernet port to fanless embedded PCs where space, heat, and legacy BIOS support constrain component choice. IC Role / Device Role / Timing Role: Self-contained LAN controller with EEPROM-booted configuration and ACPI-aware power state transitions. Use Value: Enables OS-level suspend/resume and Wake-on-LAN without custom firmware; supports long-term availability for maintenance of deployed systems. |
| Telecom Shelf Management Interface | Test Equipment Remote Control Port |
Use Scenario: Providing out-of-band management connectivity for telecom line cards housed in NEBS-compliant chassis. IC Role / Device Role / Timing Role: Dedicated management-plane Ethernet interface with isolated reset and independent PHY control. Use Value: Guarantees management traffic isolation from payload interfaces; supports watchdog-triggered WoL wake for remote diagnostics after fault events. |
Use Scenario: Integrating remote command-and-control Ethernet capability into automated test equipment with strict EMI and thermal limits. IC Role / Device Role / Timing Role: Low-pin-count LAN controller with minimal external components (no PHY on-chip, no flash required). Use Value: Reduces component count and layout complexity versus SoC-based solutions; avoids licensing constraints associated with integrated PHY IP. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCI-to-Ethernet bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTL8139D-GR | Integrated 10/100BASE-TX PHY; lacks MII interface; uses proprietary register map and no EEPROM boot. | Requires no external PHY but mandates RTL-specific drivers; unsuitable where PHY selection flexibility or multi-vendor compatibility is needed. | Choose when minimizing BOM cost and external components outweighs driver portability and PHY upgrade path. |
| DM9000AEP | Non-PCI interface (ISA/SPI/parallel); requires external bus glue logic; no native ACPI or WoL support. | Targeted at microcontroller-based designs with limited bus resources; not drop-in replaceable in Mini-PCI slots. | Choose only for non-PCI platforms where Infineon's PCI compliance, descriptor engine, and power management are not required. |
Compared with RTL8139D-GR and DM9000AEP, the AN983BX-BG-T-V1 uniquely delivers MII flexibility, EEPROM-configurable identity, and full ACPI/WoL integration within a standard PCI footprint-making it optimal for maintainable, standards-compliant embedded LAN upgrades.
Availability
AN983BX-BG-T-V1 is available at Aetrix Electronics and suitable for industrial Mini-PCI network cards, legacy PC embedded LAN adapters, and telecom shelf management interfaces requiring stable component supply and long-term obsolescence planning.
Supply support for AN983BX-BG-T-V1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies AG is a German semiconductor manufacturer specializing in power management, automotive, security, and communications ICs, with global R&D and manufacturing infrastructure.
The AN983B/BX belongs to Infineon's legacy communications controller product line, designed specifically for PCI/Mini-PCI-based Ethernet bridging in industrial and telecom edge equipment where standards compliance and long-lifecycle support are critical.
FAQ
Does AN983BX-BG-T-V1 include an integrated Ethernet PHY?
No. The AN983BX-BG-T-V1 implements only the MAC and PCI interface layers, and connects to external 10/100BASE-TX PHYs via the standardized MII bus (TXD/RXD, TX_CLK, RX_CLK, CRS, COL, etc.). This architecture allows designers to select PHYs meeting specific ESD, jitter, or regulatory requirements.
What EEPROM protocols and capacities are supported for boot configuration?
The device supports standard I²C-compatible serial EEPROMs (e.g., Atmel AT24C02, ST Micro M24C02) with 2-wire interface (EEPROM_CLK/EEPROM_DATA). It reads the first 128 bytes for MAC address, vendor ID, subsystem ID, and LED configuration; larger EEPROMs are accepted but only the initial block is used.
Is Wake-on-LAN functional when the host system is in ACPI D3cold state?
Yes. The AN983BX-BG-T-V1 retains sufficient internal power domain integrity during D3cold to monitor the MII receive path for Magic Packet patterns. Upon detection, it asserts PME# to request power restoration and system wake, provided the motherboard's power delivery and PCIe/PCI slot routing support this capability.
Can the AN983BX-BG-T-V1 operate with a 25 MHz crystal instead of 33 MHz?
No. The device requires a 33 MHz ±0.5% clock input on CLKIN to meet PCI timing specifications and generate correct MII reference clocks. A 25 MHz source would violate setup/hold timing for PCI transactions and cause MAC clock domain misalignment, resulting in link failure or data corruption.
AN983BX-BG-T-V1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Package/Case:
- 128-BFQFP
- Programmable:
- Not Verified
- Protocol:
- Ethernet
- Function:
- Controller
- Interface:
- PCI
- Standards:
- IEEE 802.3, 10/100 Base-T/TX PHY
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- 150mA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- PG-PQFP-128
- Grade:
- -
- Qualification:
- -
AN983BX-BG-T-V1 FAQ
1.How can I place an order for AN983BX-BG-T-V1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AN983BX-BG-T-V1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AN983BX-BG-T-V1 reliable?
The price and inventory of AN983BX-BG-T-V1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AN983BX-BG-T-V1 is usually 5 days.
3.What payment methods are accepted for AN983BX-BG-T-V1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AN983BX-BG-T-V1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AN983BX-BG-T-V1?
AN983BX-BG-T-V1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AN983BX-BG-T-V1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AN983BX-BG-T-V1?
For technical support, including AN983BX-BG-T-V1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AN983BX-BG-T-V1 requirements.
6.How does Aetrix verify that AN983BX-BG-T-V1 is sourced from the original manufacturer or authorized distributors?
All AN983BX-BG-T-V1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AN983BX-BG-T-V1 meets industry standards.
7.What is the process for return or replacement of AN983BX-BG-T-V1?
All AN983BX-BG-T-V1 units undergo pre-shipment inspection (PSI). If there is an issue with AN983BX-BG-T-V1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AN983BX-BG-T-V1 part is unused and in its original packaging.
Return procedure for AN983BX-BG-T-V1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AN983BX-BG-T-V1 Tags
-
PTN5150AHXMP
NXP USA Inc.
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
