Alpha & Omega Semiconductor Inc. AOZ1324DI-02
- Part No.:
- AOZ1324DI-02
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package:
- 12-VFDFN Exposed Pad
- Datasheet:
-
AOZ1324DI-02.pdf
- Description:
- ECPOWER 20V 32M PROTECTION SWITC
- Quantity:
- Payment:

- Shipping:

Inventory:1,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AOZ1324DI-02 from Alpha and Omega Semiconductor is a latch-off high-side protection switch with True Reverse Current Blocking (TRCB), 32 mΩ typical RON, 3.4–22 V input range, and integrated over-voltage, under-voltage, thermal, and short-circuit protection - designed for USB Type-C PD power path control in docking stations and portable computing systems.
For engineers reviewing the AOZ1324DI-02 datasheet, pinout, applications, or equivalent options, key selection considerations include fault recovery behavior (latch-off vs. auto-restart), programmable OVP threshold via POVP resistor, TRCB activation at 26 mV VOUT–VVIN, soft-start timing control via external CSS capacitor, and DFN-12 thermal pad layout requirements.
Technical Context
The AOZ1324DI-02 implements dual back-to-back N-channel MOSFETs to enable bidirectional blocking: it prevents reverse current flow when VOUT > VVIN by turning off within 500 ns of detecting ≥26 mV differential, and isolates input from output during shutdown with <35 µA quiescent current. Its control logic enforces latch-off fault recovery - only toggling ENB or cycling VIN clears FLTB and re-enables the switch.
Protection functions are independently monitored: UVLO triggers below 3.35 V (with 300 mV hysteresis), OVP activates at user-selectable thresholds (5.8 V with POVP open or 24 V with POVP grounded), and thermal shutdown engages at 140 °C (30 °C hysteresis). All protections assert open-drain FLTB low, requiring external pull-up for system-level fault signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | High-side load switch with true reverse-current blocking (TRCB) - blocks VOUT→VVIN leakage at all times, including during startup and fault conditions. |
| RON (Typ.) | 32 mΩ at VIN = 20 V, IOUT = 1 A - enables ≤0.64 W conduction loss at 4 A, minimizing thermal stress in compact USB-C PD designs. |
| Input Voltage Range | 3.4 V to 22 V - supports full USB PD 3.0 voltage range (5–20 V) plus margin for transient spikes and legacy 12 V/19 V adapters. |
| Fault Recovery | Latch-off - requires explicit ENB toggle or VIN cycle to clear FLTB and re-enable; eliminates uncontrolled auto-retry during persistent overvoltage or thermal faults. |
| OVP Threshold | Selectable: 5.8 V (POVP open) or 24 V (POVP grounded) - allows flexible integration with 5 V or 20 V bus architectures without external comparator circuitry. |
| TRCB Threshold | 26 mV VOUT–VVIN - ensures immediate turn-off before reverse current develops, critical for preventing backfeed into shared VBUS domains. |
| Soft-Start Control | Programmable via external CSS capacitor - sets linear VOUT ramp time (e.g., ~21 ms with 5.6 nF), limiting inrush into large downstream capacitance (e.g., 68 µF). |
Pinout & Package
AOZ1324DI-02 is housed in a thermally enhanced 3 mm × 3 mm DFN-12L package with exposed thermal pad (EXP), rated for –40 °C to +85 °C ambient operation. The EXP pad must be soldered to a floating copper thermal plane with multiple vias for effective heat dissipation; electrical isolation from GND or other nets is mandatory.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 - VOUT | Power output node | Connects to downstream load (e.g., USB-C receptacle VBUS); carries full load current; referenced for TRCB detection. |
| 3 - POVP | OVP threshold programming input | Bias pin with internal 8 µA current source; sets OVP threshold (5.8 V or 24 V) based on external resistor to GND or open connection. |
| 4 - FLTB | Fault indicator output | Open-drain active-low signal - pulled low during UVLO, OVP, TRCB, thermal, or short-circuit faults; requires external pull-up for MCU interrupt or LED indication. |
| 5 - ENB | Enable control input | Active-low logic input - device enabled only when ENB ≤ 0.6 V and VIN > UVLO threshold; toggling ENB required to clear latch-off faults. |
| 6 - GND | Signal and power ground reference | Primary ground return for control circuitry; must connect directly to solid ground plane near CIN/COUT grounds to minimize noise coupling. |
| 7 - SS | Soft-start timing node | Connects external capacitor (CSS) to GND - controls VOUT slew rate; larger CSS increases ramp time, reducing inrush into high-capacitance loads. |
| 8–10 - NC | No-connect terminals | Internally unconnected; must remain floating - no routing, soldering, or grounding permitted. |
| 11, 12 - VIN | Power input node | Accepts 3.4–22 V supply; rated to 28 V absolute max; carries full load current; requires local 10 µF ceramic decoupling placed adjacent to pins. |
| EXP - Exposed Pad | Thermal interface | Floating metal pad tied to internal MOSFET drains; must be soldered to isolated thermal copper area with ≥6 vias to inner/outer layers - not electrically connected to any net. |
Key Features
| Feature | Design Value |
|---|---|
| True Reverse Current Blocking (TRCB) | Turns off power switch within 500 ns when VOUT exceeds VVIN by ≥26 mV - prevents backfeed into upstream power sources during hot-plug or multi-port arbitration. |
| Programmable Over-Voltage Protection | Two-point OVP selection (5.8 V or 24 V) via single POVP resistor - eliminates need for external voltage dividers or comparators in USB-C PD or notebook adapter applications. |
| Latch-Off Fault Recovery | Requires explicit ENB toggle or VIN cycle to reset after fault - avoids uncontrolled retry cycles that could damage downstream components during sustained overvoltage or thermal events. |
| Adjustable Soft-Start Slew Rate | Linear VOUT ramp controlled by external CSS capacitor - limits inrush current into large output capacitance (e.g., 68 µF), preventing input voltage droop and false UVLO triggering. |
| Integrated Protection Suite | Single-chip solution combining UVLO (3.35 V), OVP, TRCB, thermal shutdown (140 °C), and short-circuit detection - reduces BOM count and PCB area versus discrete protection IC + MOSFET solutions. |
Applications
| USB-C Docking Station Power Switch | Portable Monitor VBUS Management |
|---|---|
|
Use Scenario: A Thunderbolt 3 docking station routes up to 20 V/5 A from host laptop to multiple peripherals (HDMI, USB-A, Ethernet) while supporting simultaneous charging. IC Role / Device Role / Timing Role: High-side power switch controlling VBUS path between upstream PD controller and downstream ports; enforces TRCB to prevent backfeed when multiple upstream sources are present. Use Value: AOZ1324DI-02's latch-off behavior prevents uncontrolled retries during cable hot-swap transients, while its 32 mΩ RON minimizes voltage drop across the 20 V rail under full 5 A load. |
Use Scenario: A battery-powered portable monitor accepts 5–20 V input via USB-C and dynamically selects optimal VBUS voltage for display panel and USB hub subsystems. IC Role / Device Role / Timing Role: Isolation switch enabling/disabling VBUS to display power stage; TRCB blocks reverse current from panel capacitors into USB-C port during sleep mode. Use Value: AOZ1324DI-02's 26 mV TRCB threshold ensures reliable blocking even with small VOUT–VVIN differentials, and its 3.4–22 V range accommodates variable PD negotiation voltages. |
| Notebook Internal PD Controller Interface | USB-C Dongle Power Path Protection |
|
Use Scenario: A premium ultrabook uses dual USB-C ports for charging and peripheral expansion, requiring independent VBUS switching with coordinated fault handling. IC Role / Device Role / Timing Role: Secondary power switch downstream of main PD controller, managing power delivery to internal USB hub and display encoder; FLTB signals faults to system EC. Use Value: AOZ1324DI-02's open-drain FLTB provides direct interrupt capability to embedded controller, while latch-off behavior ensures firmware-controlled recovery after thermal or overvoltage events. |
Use Scenario: A compact USB-C to HDMI dongle draws power from host laptop and delivers regulated 5 V to HDMI transmitter IC, requiring robust surge and reverse-current protection. IC Role / Device Role / Timing Role: Input protection switch placed between USB-C connector and internal LDO/regulator; absorbs IEC61000-4-5 40 V surges without external capacitor. Use Value: AOZ1324DI-02's ±8 kV IEC61000-4-2 ESD rating on VIN/VOUT and 40 V surge tolerance eliminate need for external TVS diodes, saving space in ultra-thin dongle PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side protection switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22975DQAR | Auto-restart fault recovery; fixed 5.5 V OVP; no TRCB; 29 mΩ RON; 0.8–5.5 V input range. | Suitable for low-voltage always-on rails (e.g., 3.3 V/5 V system power), but lacks USB-C PD voltage support and reverse-current blocking. | Select TPS22975DQAR only for sub-6 V applications where latch-off behavior and TRCB are unnecessary. |
| RT9711CGJ5 | Latch-off recovery; 30 mΩ RON; 2.7–5.5 V input; fixed 6.1 V OVP; no TRCB; no programmable soft-start. | Targeted at mobile phone battery protection and USB OTG, not USB-C PD systems requiring 20 V operation or reverse-current blocking. | Choose RT9711CGJ5 for cost-sensitive 5 V-only designs where TRCB and wide-input-range operation are not required. |
Compared with TPS22975DQAR and RT9711CGJ5, AOZ1324DI-02 uniquely combines latch-off fault handling, 3.4–22 V operation, True Reverse Current Blocking, and programmable OVP - making it the only option qualified for USB-C PD power path isolation in docking stations and portable monitors.
Availability
AOZ1324DI-02 is available at Aetrix Electronics and suitable for USB-C docking stations, portable monitors, notebook internal power routing, and USB-C dongles requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AOZ1324DI-02 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha and Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-efficiency MOSFETs, power ICs, and advanced packaging for power conversion and protection.
The AOZ1324DI product line delivers ECPower™-optimized high-side switches for USB-C PD and portable computing applications, emphasizing low RON, integrated protection, and compact DFN packaging for space-constrained designs.
FAQ
What fault conditions trigger the FLTB pin on AOZ1324DI-02?
The FLTB pin on AOZ1324DI-02 is asserted low during five confirmed fault conditions: input under-voltage (VIN < 3.35 V), input over-voltage (exceeding programmed OVP threshold), true reverse current (VOUT > VIN by ≥26 mV), thermal shutdown (junction temperature ≥140 °C), or output short-circuit. Each condition disables the power switch and pulls FLTB low until ENB is toggled or VIN is cycled - consistent with the latch-off behavior specified for AOZ1324DI-02.
How does AOZ1324DI-02 differ from AOZ1324DI-01 in fault recovery behavior?
AOZ1324DI-02 implements latch-off fault recovery: once a fault occurs, the switch remains disabled and FLTB stays low until ENB is toggled or VIN is power-cycled. In contrast, AOZ1324DI-01 auto-restarts every 64 ms after fault clearance. This distinction is hard-coded per variant - AOZ1324DI-02 cannot be configured to auto-restart, and its datasheet explicitly states "toggle enable to restart the device and clear fault indicator" as the sole recovery method.
What is the minimum external capacitor value required for stable soft-start operation of AOZ1324DI-02?
AOZ1324DI-02 requires an external soft-start capacitor (CSS) connected between SS pin and GND to control VOUT ramp time. While no absolute minimum value is specified, typical design uses 1 nF to 5.6 nF. With CSS = 1 nF, turn-on rise time is ~220 µs (VIN = 20 V); with CSS = 5.6 nF, it extends to ~1.2 ms. Values below 1 nF may cause excessive inrush current; values above 10 nF risk violating the 300 mV soft-start dropout limit if output capacitance is large.
Can AOZ1324DI-02 be used in 5 V-only applications, and what OVP threshold applies?
Yes, AOZ1324DI-02 operates down to 3.4 V input, making it suitable for 5 V-only applications. When POVP is left open (no resistor), the OVP threshold defaults to 5.8 V - providing 0.8 V headroom above nominal 5 V, which aligns with USB 2.0/3.x VBUS tolerance. This configuration avoids false trips during normal 5 V regulation ripple while still protecting against sustained overvoltage events.
What is the recommended PCB layout practice for the exposed thermal pad (EXP) of AOZ1324DI-02?
The EXP pad of AOZ1324DI-02 must be soldered to a dedicated floating copper thermal pad on the PCB - electrically isolated from GND, VIN, or VOUT. Use ≥6 thermal vias (0.3 mm diameter) connecting the pad to inner-layer copper planes, and maximize pad area to match the 2.5 mm × 2.5 mm EXP footprint. Avoid routing traces or placing components over the thermal pad area, and ensure solder paste coverage is ≥80% to guarantee mechanical integrity and thermal performance.
AOZ1324DI-02 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- 12-VFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 3.4V ~ 22V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 3.5A
- Rds On (Typ):
- 32mOhm
- Input Type:
- Non-Inverting
- Features:
- Auto Restart, Slew Rate Controlled, Status Flag
- Fault Protection:
- Over Temperature, Over Voltage, Short Circuit, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-DFN (3x3)
AOZ1324DI-02 FAQ
1.How can I place an order for AOZ1324DI-02 through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ1324DI-02 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ1324DI-02 reliable?
The price and inventory of AOZ1324DI-02 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ1324DI-02 is usually 5 days.
3.What payment methods are accepted for AOZ1324DI-02?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ1324DI-02 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ1324DI-02?
AOZ1324DI-02 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ1324DI-02 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ1324DI-02?
For technical support, including AOZ1324DI-02 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ1324DI-02 requirements.
6.How does Aetrix verify that AOZ1324DI-02 is sourced from the original manufacturer or authorized distributors?
All AOZ1324DI-02 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ1324DI-02 meets industry standards.
7.What is the process for return or replacement of AOZ1324DI-02?
All AOZ1324DI-02 units undergo pre-shipment inspection (PSI). If there is an issue with AOZ1324DI-02, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ1324DI-02 part is unused and in its original packaging.
Return procedure for AOZ1324DI-02:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ1324DI-02 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

