Alpha & Omega Semiconductor Inc. AOZ1328DI-01
- Part No.:
- AOZ1328DI-01
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package:
- -
- Datasheet:
-
AOZ1328DI-01.pdf
- Description:
- USB TYPE-C PD 20M SINK AND 39M S
- Quantity:
- Payment:

- Shipping:

Inventory:1,064
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AOZ1328DI-01 from Alpha and Omega Semiconductor is a high-side protection switch with true reverse current blocking (TRCB), programmable over-voltage protection (OVP), and auto-restart fault recovery. It operates from 3.4V to 22V input, delivers 9A continuous current with 18mΩ typical RON, and targets USB Type-C PD power path protection in portable computing systems.
For engineers reviewing the AOZ1328DI-01 datasheet, pinout, applications, or equivalent options, key selection criteria include its 24V/5.8V selectable OVP threshold, 64ms auto-restart interval, TRCB activation at 26mV VOUT–VVIN, thermal shutdown at 140°C, and DFN3x3-12L package with exposed thermal pad for high-current thermal management.
Technical Context
The AOZ1328DI-01 integrates two back-to-back N-channel MOSFETs to enable bidirectional isolation and true reverse current blocking-triggering immediate turn-off when VOUT exceeds VVIN by 26mV. Its control logic monitors UVLO (3.35V threshold), OVP (24V or 5.8V selectable via POVP), and die temperature (140°C shutdown with 30°C hysteresis).
Soft-start is externally programmable via CSS capacitor, setting 10%–90% VOUT ramp time (e.g., 20ms with 5.6nF); fault reporting uses open-drain FLTB with active-low assertion. The device draws only 18µA in shutdown and features ±4kV HBM ESD rating with IEC 61000-4-2 ±8kV on VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.4V to 22V - supports full USB PD 3.0 voltage range including 20V profiles. |
| RON (Typical) | 18mΩ at 20V - minimizes conduction loss and self-heating under 9A continuous load. |
| Continuous Current | 9A - sustains sustained system loads without derating in thermally optimized layouts. |
| OVP Threshold | Selectable: 24V (POVP = GND) or 5.8V (POVP = open) - enables flexible protection for legacy and PD-compliant rails. |
| Fault Recovery | Auto-restart every 64ms after fault clears - maintains power availability during transient overvoltage events. |
| Junction Temp Range | −40°C to +125°C - qualified for notebook, docking station, and industrial embedded environments. |
| Package | DFN3x3-12L with exposed thermal pad - enables >2× thermal performance vs. standard SOIC-8 for high-current switching. |
Pinout & Package
AOZ1328DI-01 is housed in a thermally enhanced DFN3x3-12L package with an electrically isolated exposed thermal pad (EXP) serving as the common drain node of internal back-to-back MOSFETs. PCB layout requires multi-layer copper islands connected via vias to EXP for effective heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 11,12) | Power input terminal | Accepts 3.4–22V supply; rated to 28V absolute max; connects to upstream PD controller or adapter. |
| VOUT (Pins 1,2) | Power output terminal | Delivers protected output to downstream USB-C port or system rail; supports TRCB detection. |
| POVP (Pin 3) | OVP configuration pin | Ground for 24V OVP; floating for 5.8V OVP; internally biased with 8µA current source. |
| FLTB (Pin 4) | Fault indicator output | Open-drain, active-low signal asserting during OVP, TRCB, or thermal shutdown events. |
| ENB (Pin 5) | Enable control input | Active-low logic interface; <0.6V enables switch; >1.4V disables with 18µA shutdown current. |
| GND (Pin 6) | Reference ground | System ground reference for all internal comparators, bias circuits, and FLTB pull-down. |
| SS (Pin 7) | Soft-start timing node | Connect external capacitor (≥0.23nF) to GND to set linear VOUT ramp time (e.g., 20ms @ 5.6nF). |
| NC (Pins 8,9,10) | No-connect terminals | Must remain unconnected; no internal connection or function. |
| EXP (Exposed Pad) | Thermal & electrical common drain | Electrically isolated copper pad; must be soldered to floating thermal planes on multiple layers via vias. |
Key Features
| Feature | Design Value |
|---|---|
| True Reverse Current Blocking (TRCB) | Turns off switch within 500ns when VOUT–VVIN ≥ 26mV - prevents backfeed from downstream bus during hot-plug or adapter removal. |
| Programmable Soft-Start | Adjustable 10%–90% VOUT ramp time via CSS capacitor - limits inrush into large output capacitance (e.g., 68µF) without external circuitry. |
| Selectably Configured OVP | 24V (POVP = GND) or 5.8V (POVP = open) thresholds - supports both USB PD 20V rails and legacy 5V VBUS protection. |
| Auto-Restart Fault Recovery | 64ms retry interval after fault clearance - maintains system uptime during transient surges without host intervention. |
| High-Efficiency Thermal Design | θJA = 36°C/W in DFN3x3-12L - enables 9A continuous operation with minimal board area using EXP-connected thermal vias. |
Applications
| USB-C Power Delivery Switch | Portable Computing Power Path |
|---|---|
|
Use Scenario: Integrated into laptop or tablet USB-C port to manage VBUS routing between PD controller and system rail. IC Role / Device Role / Timing Role: High-side protection switch enforcing OVP, TRCB, and thermal safety before enabling power delivery. Use Value: Prevents damage from adapter overvoltage, reverse current during cable hot-swap, and thermal runaway during peak CPU/GPU loads. |
Use Scenario: Used in ultrabook or 2-in-1 detachable designs where compact size and thermal efficiency are critical. IC Role / Device Role / Timing Role: Enables/disables main system power rail with soft-start control and fault reporting to EC/firmware. Use Value: Delivers 9A continuous current in 3mm × 3mm footprint while maintaining <125°C junction temp under full load. |
| Docking Station Power Management | USB-C Dongle Protection |
|
Use Scenario: Protects multi-port docking stations handling simultaneous video, data, and 100W PD charging. IC Role / Device Role / Timing Role: Isolates upstream PD source from downstream peripherals during OVP or thermal faults. Use Value: Auto-restart behavior ensures uninterrupted peripheral connectivity after transient surge events on shared VBUS lines. |
Use Scenario: Embedded in compact USB-C to HDMI/DisplayPort dongles requiring robust overvoltage immunity. IC Role / Device Role / Timing Role: Front-end protection IC absorbing IEC 61000-4-2 ±8kV ESD on VIN and suppressing 40V surges per IEC 61000-4-5. Use Value: Eliminates need for discrete TVS diodes on VBUS line while meeting industrial EMC requirements in space-constrained form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side protection switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS25750RJER | Integrated USB PD controller + protection switch; supports PD3.0 negotiation; no TRCB; 12mΩ RON. | Requires full PD protocol stack; not suitable for standalone protection-only use cases. | Choose TPS25750RJER when USB-C port must negotiate voltage/current and handle BMC communication. |
| SiP32411CDN-T1-GE3 | Single N-channel high-side switch; 20mΩ RON; fixed 6.1V OVP; no TRCB; no auto-restart (latch-off only). | Lacks reverse current blocking and programmable OVP; limited to fixed-rail applications like 5V USB hubs. | Choose SiP32411CDN-T1-GE3 only for cost-sensitive 5V-only designs where TRCB and dual OVP are unnecessary. |
Compared with TPS25750RJER and SiP32411CDN-T1-GE3, the AOZ1328DI-01 uniquely combines true reverse current blocking, selectable OVP, and auto-restart in a thermally optimized DFN3x3-12L package-making it optimal for discrete, high-reliability USB-C power path protection without protocol overhead.
Availability
AOZ1328DI-01 is available at Aetrix Electronics and suitable for USB-C power delivery switches, portable computing power paths, docking station protection, and USB-C dongle designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AOZ1328DI-01 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha and Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-efficiency MOSFETs, power ICs, and advanced packaging for power management applications.
The AOZ1328DI product line delivers high-current, thermally robust protection switches for USB-C PD and portable electronics, emphasizing reliability, programmability, and compact thermal design.
FAQ
What is the OVP threshold configuration for AOZ1328DI-01?
The AOZ1328DI-01 supports two OVP thresholds: 24V when POVP is tied to GND, and 5.8V when POVP is left floating. This selection is implemented via an internal 8µA current source and comparator circuitry-no external resistor is required. The AOZ1328DI-01 datasheet specifies hysteresis of 350mV for both settings, ensuring stable fault clearing.
How does AOZ1328DI-01 implement True Reverse Current Blocking?
The AOZ1328DI-01 detects reverse voltage conditions by monitoring the differential between VOUT and VIN. When VOUT exceeds VIN by 26mV, the internal TRCB circuit triggers immediate turn-off of the back-to-back MOSFETs within 500ns. The FLTB pin asserts low simultaneously, providing real-time fault signaling. This behavior occurs at all times-including during startup and shutdown-and is independent of ENB state.
What is the soft-start timing behavior of AOZ1328DI-01?
The AOZ1328DI-01 uses an external capacitor (CSS) on the SS pin to set soft-start duration. With CSS = 5.6nF, the 10%–90% VOUT ramp time is 20ms at VIN = 20V. The ramp is linear and programmable across input voltages and OVP settings using the formula tSS = ((VIN/VOVP) − 0.0023) × CSS × 100. Minimum CSS is 0.23nF; values below this risk unstable ramp control.
What thermal design guidance applies to AOZ1328DI-01?
AOZ1328DI-01 requires direct thermal coupling of its exposed pad (EXP) to multi-layer PCB copper islands via ≥8 vias per layer. The EXP pad serves as the common drain node and must be electrically isolated from all other nets. Layout best practice specifies maximum top-layer EXP copper area, isolated inner-layer thermal islands, and bottom-layer thermal pad expansion-achieving θJA = 36°C/W and supporting 9A continuous current at +125°C junction.
How does AOZ1328DI-01 differ from AOZ1328DI-02?
The AOZ1328DI-01 implements auto-restart fault recovery with a fixed 64ms retry interval after fault clearance, whereas AOZ1328DI-02 uses latch-off behavior requiring ENB toggle or input power cycle to reset. Both share identical electrical specs, pinout, package, and protection features-including TRCB, OVP, UVLO, and thermal shutdown-but differ exclusively in fault-handling policy and part marking (BG01 vs BG02).
AOZ1328DI-01 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- -
- Series:
- *
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- -
- Number of Outputs:
- -
- Ratio - Input:Output:
- -
- Output Configuration:
- -
- Output Type:
- -
- Interface:
- -
- Voltage - Load:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Current - Output (Max):
- -
- Rds On (Typ):
- -
- Input Type:
- -
- Features:
- -
- Fault Protection:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
AOZ1328DI-01 FAQ
1.How can I place an order for AOZ1328DI-01 through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ1328DI-01 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ1328DI-01 reliable?
The price and inventory of AOZ1328DI-01 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ1328DI-01 is usually 5 days.
3.What payment methods are accepted for AOZ1328DI-01?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ1328DI-01 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ1328DI-01?
AOZ1328DI-01 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ1328DI-01 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ1328DI-01?
For technical support, including AOZ1328DI-01 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ1328DI-01 requirements.
6.How does Aetrix verify that AOZ1328DI-01 is sourced from the original manufacturer or authorized distributors?
All AOZ1328DI-01 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ1328DI-01 meets industry standards.
7.What is the process for return or replacement of AOZ1328DI-01?
All AOZ1328DI-01 units undergo pre-shipment inspection (PSI). If there is an issue with AOZ1328DI-01, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ1328DI-01 part is unused and in its original packaging.
Return procedure for AOZ1328DI-01:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ1328DI-01 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
