My Inquiry
My Account
Alpha & Omega Semiconductor Inc. AOZ1353LI-02
- Part No.:
- AOZ1353LI-02
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package:
- 12-UFBGA, WLCSP
- Datasheet:
-
AOZ1353LI-02.pdf
- Description:
- 5V/3A ECPOWER PROTECTION SWITCH
- Quantity:
- Payment:
- Shipping:
Inventory:3,109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AOZ1353LI-02 from Alpha and Omega Semiconductor is a 5V/3A current-limited power switch with true reverse-current blocking (TRCB), latch-off fault response, and 32mΩ typical RON. It operates from 3.4V to 5.5V input, features programmable current limit via external resistor, and delivers 28V-rated VOUT for USB PD source switching in portable devices.
For engineers reviewing the AOZ1353LI-02 datasheet, pinout, applications, or equivalent options, key selection considerations include its latch-off behavior requiring EN toggle for recovery, TRCB protection enabling bidirectional isolation, adjustable soft-start timing, and WLCSP-12 package constraints for high-density USB Type-C power path layouts.
Technical Context
The AOZ1353LI-02 implements a latch-off fault response mode: upon over-current or thermal shutdown, it remains disabled until EN is toggled or VIN is cycled. Its TRCB circuit activates when VOUT exceeds VIN by 20mV and releases at 40mV hysteresis, with sub-1µs response time and <100µs recovery.
Current limiting is set externally via RLIM (e.g., 14.3kΩ yields 1A limit), with OCP flag delay of 12ms and immediate FLTB assertion on thermal fault. UVLO triggers at 3.25V (rising) with 150mV hysteresis; OVP trips at 5.75V (rising) with 250mV hysteresis and 2µs turn-off delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.4V to 5.5V - supports USB PD 5V rail with margin for line drop and ripple. |
| Output Voltage Rating | 28V absolute max on VOUT - enables safe operation during USB PD voltage negotiation transients. |
| Continuous Switch Current | 3.5A - sustains full-load USB PD sink capability without derating at 85°C ambient. |
| RON (Typical) | 32mΩ at 5V/1A - limits conduction loss to ≤160mW at 3.5A, reducing thermal stress in compact WLCSP layout. |
| Quiescent Current | 125µA active / 6µA shutdown - minimizes battery drain in always-on USB power delivery paths. |
| Fault Response Mode | Latch-off - requires explicit EN toggle to clear FLTB and re-enable, preventing uncontrolled auto-retry in persistent faults. |
| TRCB Threshold | 20mV trip / 40mV release - blocks reverse current before VOUT rises significantly above VIN, critical for dual-role USB-C ports. |
Pinout & Package
AOZ1353LI-02 uses a 1.31mm × 1.81mm Wafer-Level Chip-Scale Package (WLCSP) with 12 solder bumps. The package is RoHS-compliant, Pb-free, and optimized for low-inductance, high-current USB power routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1A, 1B, 1C) | Power input supply node | Three parallel bumps reduce trace resistance and thermal impedance for 3.5A input current path. |
| VOUT (Pins 3A, 3B, 3C) | Switched output node | Three parallel bumps handle high-side output current to USB VBUS with minimal IR drop. |
| GND (Pins 2B, 2C) | Power and signal reference | Dual ground bumps provide low-impedance return path for switch current and internal logic. |
| EN (Pin 3D) | Enable control input | Active-high logic interface; toggle required to reset latch-off state after fault detection. |
| FLTB (Pin 1D) | Open-drain fault indicator | Asserts low on OCP or thermal fault; high-impedance when cleared-requires external pull-up for host monitoring. |
| ILIM (Pin 2D) | Current limit threshold setting | Connects to GND via RLIM resistor to program ILIM per equation ILIM = 14300/RLIM (A). |
| SS (Pin 2A) | Soft-start timing control | Capacitor-to-GND sets turn-on ramp time (0.3ms–3.4ms); short to GND gives fixed 3.4ms startup. |
Key Features
| Feature | Design Value |
|---|---|
| True Reverse-Current Blocking (TRCB) | Blocks VOUT→VIN flow at 20mV differential with <1µs response-enables safe dual-role USB-C port operation without external diodes. |
| Latch-Off Fault Recovery | Prevents uncontrolled cycling during persistent overload; mandates EN toggle for reset-improves system stability in short-circuit scenarios. |
| Programmable Current Limit | Set via single external resistor (e.g., 4.02kΩ → 3.5A); supports precise load matching across USB PD profiles without firmware changes. |
| Adjustable Soft-Start | Configurable 0.3ms–3.4ms ramp via CSS capacitor-prevents inrush into large VBUS capacitance while maintaining fast wake-up latency. |
| Low Quiescent Power | 125µA operating / 6µA shutdown current-extends battery life in portable USB hosts where power switch remains powered during sleep. |
Applications
| USB PD Source Switching | Smartphone/Tablet Power Path |
|---|---|
|
Use Scenario: Managing VBUS power delivery from a USB-C port supporting 5V/3A PD profiles in a mobile device. IC Role / Device Role / Timing Role: High-side power switch controlling VBUS enablement, reverse-current isolation, and fault protection during plug insertion/removal. Use Value: Eliminates need for discrete reverse-blocking MOSFET and external current-sense amplifier, reducing BOM count and PCB area by >30%. |
Use Scenario: Isolating battery-powered system rails from USB VBUS during charging and peripheral enumeration. IC Role / Device Role / Timing Role: Bidirectional power path controller with TRCB ensuring no backfeed from VBUS to battery during charger disconnect events. Use Value: Prevents battery discharge through USB port when host is off, extending standby time by eliminating parasitic leakage paths. |
| Notebook/Ultrabook Port Protection | Portable Device Load Switching |
|
Use Scenario: Protecting USB-C ports against overvoltage, overcurrent, and thermal faults in thin-and-light computing platforms. IC Role / Device Role / Timing Role: Primary power switch with integrated OVP (5.75V trip), UVLO (3.25V), and thermal shutdown (140°C) for robust port-level protection. Use Value: Replaces multi-component protection solutions with single-chip reliability, meeting IEC62368 safety certification without additional circuitry. |
Use Scenario: Enabling/disabling high-current peripherals (e.g., SSD docks, displays) via USB-C Alternate Mode connections. IC Role / Device Role / Timing Role: Load switch with programmable current limit and latch-off behavior to prevent repeated fault cycling during hot-plug events. Use Value: Ensures deterministic fault handling-host MCU can detect FLTB assertion and initiate controlled EN toggle instead of relying on auto-retry timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side load switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCK127BG, Toshiba | Latch-off mode; 3.5A rating; 24mΩ RON; 2.7–5.5V input; no TRCB; OVP threshold 6.2V. | Lacks true reverse-current blocking-requires external diode or PMOS for VOUT→VIN isolation in dual-role ports. | Select when TRCB is unnecessary and lower RON is prioritized over reverse-blocking capability. |
| TPS22975, Texas Instruments | Auto-restart mode; 4A rating; 22mΩ RON; 0.8–5.5V input; includes TRCB; OVP threshold 6.1V. | Auto-restart behavior may cause uncontrolled retry in persistent shorts-unsuitable where deterministic fault clearing is required. | Select when fast recovery from transient overloads is preferred and host cannot manage EN toggle sequencing. |
Compared with AOZ1353LI-02, TCK127BG offers lower conduction loss but no TRCB-increasing component count for USB-C dual-role designs-while TPS22975 provides higher current and integrated TRCB but lacks latch-off control, risking repeated fault cycles in hard-short conditions.
Availability
AOZ1353LI-02 is available at Aetrix Electronics and suitable for USB PD source switching, smartphone/tablet power path management, and notebook port protection requiring stable component supply, long-term lifecycle support, and RoHS-compliant WLCSP packaging.
Supply support for AOZ1353LI-02 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha and Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in MOSFETs, power ICs, and advanced packaging for high-efficiency power conversion.
The AOZ1353LI product line targets USB-C power delivery systems requiring integrated protection, reverse-current blocking, and compact WLCSP form factors for space-constrained portable electronics.
FAQ
What fault conditions trigger latch-off behavior in AOZ1353LI-02?
AOZ1353LI-02 enters latch-off state upon detection of over-current (via ILIM threshold), over-temperature (140°C junction), or over-voltage (5.75V VIN). Unlike auto-restart variants, it remains disabled until EN is toggled or VIN is cycled-ensuring deliberate recovery control. UVLO and TRCB events do not trigger latch-off, and FLTB asserts only for OCP and thermal faults.
How does AOZ1353LI-02 implement True Reverse-Current Blocking (TRCB)?
AOZ1353LI-02 monitors VOUT–VIN differential continuously. When VOUT exceeds VIN by 20mV, it disables the internal MOSFET within 0.5µs to block reverse current. Recovery occurs when VIN exceeds VOUT by 40mV, with power switch re-enabled in <100µs. This TRCB operates independently of EN state-active whether AOZ1353LI-02 is enabled or disabled.
What is the recommended method to clear a fault flag on AOZ1353LI-02?
To clear the FLTB fault flag and re-enable AOZ1353LI-02 after latch-off, toggle the EN pin from high to low and back to high. This sequence resets the internal fault latch and initiates soft-start. Cycling VIN achieves the same result, but EN toggle is preferred for deterministic timing and minimal system disruption. FLTB returns to high-impedance once the fault condition is removed and EN is reasserted.
Can AOZ1353LI-02 be used in USB-C dual-role (DRP) applications?
Yes-AOZ1353LI-02 is specifically designed for USB-C DRP applications due to its True Reverse-Current Blocking feature, which prevents backfeed from VBUS to VIN regardless of EN state. Its 28V VOUT rating accommodates USB PD voltage negotiation transients, and latch-off behavior ensures controlled fault handling during role swaps, making AOZ1353LI-02 suitable for both source and sink configurations.
What external components are required for basic AOZ1353LI-02 operation?
Basic AOZ1353LI-02 operation requires: (1) RLIM resistor from ILIM to GND to set current limit (e.g., 4.02kΩ for 3.5A), (2) RFLTB pull-up resistor from FLTB to 5V for fault reporting, (3) CSS capacitor from SS to GND (or short for fixed 3.4ms soft-start), and (4) ≥10µF ceramic input capacitor near VIN. No external gate driver or sense resistor is needed-the AOZ1353LI-02 integrates all control and protection functions.
AOZ1353LI-02 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- 12-UFBGA, WLCSP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 3.4V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 3.5A
- Rds On (Typ):
- 32mOhm
- Input Type:
- Non-Inverting
- Features:
- Auto Restart, Status Flag
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature, Over Voltage, Short Circuit, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-WLCSP (1.81x1.31)
AOZ1353LI-02 FAQ
1.How can I place an order for AOZ1353LI-02 through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ1353LI-02 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ1353LI-02 reliable?
The price and inventory of AOZ1353LI-02 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ1353LI-02 is usually 5 days.
3.What payment methods are accepted for AOZ1353LI-02?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ1353LI-02 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ1353LI-02?
AOZ1353LI-02 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ1353LI-02 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ1353LI-02?
For technical support, including AOZ1353LI-02 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ1353LI-02 requirements.
6.How does Aetrix verify that AOZ1353LI-02 is sourced from the original manufacturer or authorized distributors?
All AOZ1353LI-02 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ1353LI-02 meets industry standards.
7.What is the process for return or replacement of AOZ1353LI-02?
All AOZ1353LI-02 units undergo pre-shipment inspection (PSI). If there is an issue with AOZ1353LI-02, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ1353LI-02 part is unused and in its original packaging.
Return procedure for AOZ1353LI-02:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ1353LI-02 Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
