Alpha & Omega Semiconductor Inc. AOZ1381DI-02
- Part No.:
- AOZ1381DI-02
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package:
- 20-PowerVFDFN
- Datasheet:
-
AOZ1381DI-02.pdf
- Description:
- USB 2-IN-1 COMBO SWITCH DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AOZ1381DI-02 from Alpha & Omega Semiconductor is a dual-mode USB Type-C Power Delivery protection switch integrating independent sink and source back-to-back N-channel MOSFETs in a single DFN-20L package. It delivers 5.5A continuous sink current (32mΩ RON) and 3.5A programmable source current (39mΩ RON), with latch-off fault recovery, TRCB in both modes, and support for Fast Role Swap (FRS) via FON pin - deployed in ultrabooks and portable devices requiring robust PD 3.0 compliance.
For engineers reviewing the AOZ1381DI-02 datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, thermal shutdown behavior at 140°C, latch-off fault response per FLTB_SNK/FLTB_SRC flags, and design-critical timing values including tFON = 50–100µs and tTRCB_SRC = 600ns - all confirmed from AOS Rev. 1.1 datasheet.
Technical Context
The AOZ1381DI-02 implements two independent, back-to-back N-MOSFET power paths: sink mode (VBUS→VCHG, 3.4–22V, 5.5A cont.) with active-low ENB_SNK, programmable POVP (5.8V/24V), and adjustable soft-start via CSS; source mode (V5V→VBUS, 3.4–5.5V, up to 3.5A) with active-high EN_SRC, FON-controlled fast turn-on (50–100µs), and ILIM-set over-current protection.
Both paths feature True Reverse Current Blocking (TRCB): sink triggers at VCHG − VVBUS ≥ 44mV (startup) or ≥26mV (runtime); source triggers at VVBUS − VV5V ≥ 25mV with 65mV hysteresis. Fault reporting uses open-drain FLTB_SNK and FLTB_SRC pins, each independently pulled low for OVP, OCP, TRCB, or thermal shutdown (TSD = 140°C, 30°C hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sink RON | 32mΩ - minimizes conduction loss and thermal rise during 5.5A continuous operation at full load |
| Source RON | 39mΩ - enables efficient 3.5A sourcing from 5V rail with <170mW I²R loss at rated current |
| Sink Operating Range | 3.4V to 22V on VBUS/VCHG - supports USB PD 3.0 up to 20V while maintaining UVLO/OVLO protection |
| Source Operating Range | 3.4V to 5.5V on V5V - compatible with standard 5V buck regulators and ensures safe interface with USB-C VBUS |
| TRCB Threshold (Sink) | 44mV startup / 26mV runtime - prevents reverse battery discharge into VBUS during dead-battery or pre-biased conditions |
| TRCB Threshold (Source) | 25mV trip / 40mV release with 65mV hysteresis - blocks reverse current from pre-charged VBUS into V5V supply |
| Fault Recovery | Latch-off - requires external reset of ENB_SNK/EN_SRC after FLTB flag assertion; prevents automatic re-engagement during persistent fault |
Pinout & Package
AOZ1381DI-02 is housed in a thermally enhanced 3mm × 5.2mm DFN-20L package with exposed thermal pad (EXP) electrically isolated and soldered to internal ground plane for optimal junction-to-board thermal transfer (θJA = 36°C/W on AOS evaluation board). The EXP pad serves as common drain node for sink switches and must be connected via multiple vias to floating copper layers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 10 | GND | Power and signal reference ground; required for biasing control logic and fault reporting |
| 2 | ILIM | Source current limit programming input; connects to GND via resistor to set OCP threshold from 0.9A to 3.5A |
| 3, 4 | V5V | Source mode input power rail (3.4–5.5V); supplies internal circuitry and drives VBUS during sourcing |
| 5, 6 | VCHG | Sink mode output to battery charger (3.4–22V); carries full 5.5A continuous current with 32mΩ path |
| 7 | POVP | Sink over-voltage threshold select: GND = 24V, open = 5.8V; sets VOVLO_SNK with 300mV hysteresis |
| 8 | FLTB_SNK | Open-drain sink fault flag; pulled low on OVP, TRCB, or thermal shutdown; requires external pull-up |
| 9 | ENB_SNK | Active-low enable for sink path; supports dead-battery operation when pulled low during VBUS ramp |
| 11 | SS_SNK | Sink soft-start slew-rate control; capacitor on this pin sets linear VCHG ramp time (e.g., 2.7nF → ~895µs) |
| 12, 13 | NC | No-connect pins; must remain unconnected per datasheet |
| 14–17 | VBUS | Common power bus node; connects to VCHG in sink mode or V5V in source mode; rated 28V abs max |
| 18 | EN_SRC | Active-high enable for source path; initiates internal soft-start (2.7ms) unless overridden by FON |
| 19 | FLTB_SRC | Open-drain source fault flag; pulled low on OCP, SCP, or thermal shutdown; requires external pull-up |
| 20 | FON | Fast Role Swap control; disables soft-start and reduces turn-on delay to 50–100µs when asserted high before EN_SRC |
| EXP | Exposed Thermal Pad | Common drain node for sink MOSFETs; must be electrically isolated and thermally coupled to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Latch-off fault recovery | Ensures system-level fault containment by holding sink/source paths disabled until explicit reset via ENB_SNK/EN_SRC |
| True Reverse Current Blocking (TRCB) | Prevents bidirectional leakage in both modes: 44mV startup threshold in sink, 25mV trip + 40mV release in source |
| Fast Role Swap (FRS) support | FON pin enables sub-100µs turn-on (tFON = 50–100µs) without soft-start, critical for USB PD 3.0 role swap timing compliance |
| Programmable source current limit | RILIM resistor sets OCP threshold from 0.9A to 3.5A - allows precise matching to system power budget and cable rating |
| Dual independent fault flags | Separate open-drain FLTB_SNK and FLTB_SRC outputs enable discrete fault diagnosis and system-level error handling |
| IEC 61000-4-2 ±8kV ESD on VBUS | Integrated transient protection eliminates need for external TVS diodes in many USB-C port designs |
Applications
| USB-C PD Notebook Power Switch | Thunderbolt 4 Host Port Protection |
|---|---|
Use Scenario: Dual-role USB-C port in ultrabook supporting simultaneous charging (sink) and peripheral power delivery (source) with PD 3.0 negotiation. IC Role / Device Role / Timing Role: Primary PD power path controller managing VBUS ↔ VCHG and V5V ↔ VBUS transitions with FRS-triggered sub-100µs role reversal. Use Value: Latch-off fault recovery prevents unsafe auto-retry during overvoltage events; TRCB blocks reverse current from pre-charged VBUS into 5V rail during hot-plug. |
Use Scenario: Thunderbolt 4 host port delivering up to 15W to peripherals while accepting up to 100W for system charging. IC Role / Device Role / Timing Role: Dual-path protection switch enabling dynamic role switching under Intel's TB4 specification with guaranteed tFON ≤ 100µs. Use Value: 39mΩ source RON limits voltage drop to <140mV at 3.5A; 32mΩ sink RON sustains 5.5A with <180mV drop - preserving PD voltage margins. |
| Portable Monitor Power Management | USB-C Docking Station PD Hub |
Use Scenario: Battery-powered monitor accepting power from laptop (sink) while powering connected USB peripherals (source). IC Role / Device Role / Timing Role: Isolation switch with independent UVLO/OVLO per path and thermal shutdown (140°C) protecting Li-ion battery during sustained 5.5A charge. Use Value: Programmable POVP (5.8V/24V) allows safe operation with legacy 5V adapters or full PD 20V chargers; latch-off prevents thermal runaway during short-circuit faults. |
Use Scenario: Multi-port docking station managing upstream (laptop) and downstream (HDMI, USB-A, Ethernet) power routing via USB-C. IC Role / Device Role / Timing Role: Central PD arbitration switch enforcing strict current limiting (via ILIM) and real-time TRCB detection to prevent backfeed between ports. Use Value: Dual FLTB flags allow microcontroller to isolate faulty downstream ports; 15A pulsed sink capability handles CPU/GPU burst loads without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB-C PD dual-path protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TPS65987D | Integrated PD controller + MCU + dual MOSFET gate drivers; requires external FETs; no integrated TRCB or latch-off | Targets full PD 3.1 controller+switch systems; lacks monolithic protection features like AOZ1381DI-02's embedded TRCB and OVP | Choose when full PD policy engine and firmware customization are required; avoid if seeking plug-and-play protection with minimal BOM |
| ON Semi FUSB302B | USB PD PHY/BMC transceiver only; no power switch integration; requires external high-side switches and protection ICs | Used in conjunction with discrete power switches (e.g., FDMQ8205A); adds complexity and layout area vs. AOZ1381DI-02's single-chip solution | Choose for flexible, multi-chip PD implementations where independent control of PHY and power path is needed |
Compared with TPS65987D and FUSB302B, AOZ1381DI-02 delivers monolithic sink/source switching with embedded TRCB, latch-off fault recovery, and FRS-ready timing - reducing component count, PCB area, and firmware dependency while maintaining full USB-C PD 3.0 compliance.
Availability
AOZ1381DI-02 is available at Aetrix Electronics and suitable for ultrabooks, portable monitors, and USB-C docking stations requiring stable component supply, latch-off fault safety, and certified USB PD 3.0 dual-role power management.
Supply support for AOZ1381DI-02 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-efficiency MOSFETs, power ICs, and USB-C PD solutions, with global manufacturing and test partnerships.
The AOZ1381DI product line delivers integrated USB-C PD protection switches optimized for space-constrained portable electronics, combining low-RON power FETs, intelligent fault management, and compliance with IEC 61000-4-2/4-5 and UL 62368-1.
FAQ
What is the key functional difference between AOZ1381DI-01 and AOZ1381DI-02?
The AOZ1381DI-02 implements latch-off fault recovery, meaning that once a fault (OVP, TRCB, thermal shutdown) occurs, the affected path remains disabled until ENB_SNK or EN_SRC is cycled. In contrast, AOZ1381DI-01 uses auto-recovery with 64ms restart interval. This makes AOZ1381DI-02 preferable for safety-critical or fault-isolation-sensitive designs where uncontrolled re-engagement could risk system integrity.
How does the AOZ1381DI-02 implement True Reverse Current Blocking in sink mode?
The AOZ1381DI-02 detects reverse current in sink mode by monitoring the voltage differential between VCHG and VBUS. At startup, it blocks if VCHG ≥ VBUS + 44mV; during normal operation, it triggers TRCB if VCHG ≥ VBUS + 26mV, turning off the sink switch within 500ns and pulling FLTB_SNK low. This prevents battery discharge into a pre-charged VBUS line - a critical requirement for dead-battery operation in notebooks.
What is the purpose of the FON pin on the AOZ1381DI-02, and how is it used in Fast Role Swap?
The FON pin on AOZ1381DI-02 disables internal soft-start and reduces source turn-on delay to 50–100µs, enabling compliance with USB PD Fast Role Swap timing requirements. To use it, FON must be driven high before asserting EN_SRC; if V5V > VBUS, the switch turns on immediately; if VBUS > V5V, TRCB holds the switch off until VBUS drops below V5V minus 40mV, then recovers in <80µs.
Can the AOZ1381DI-02 support both 5V and 20V sink operation, and what protections apply across that range?
Yes - the AOZ1381DI-02 supports sink operation from 3.4V to 22V on VBUS/VCHG, covering USB PD 5V, 9V, 15V, and 20V profiles. Across this range, it maintains UVLO (3.25V typ), OVLO (programmable 5.8V or 24V), TRCB (26mV runtime), and thermal shutdown (140°C). Its 28V absolute maximum rating on VBUS/VCHG ensures margin against transients during 20V PD negotiation.
How is current limiting configured for the source path of the AOZ1381DI-02?
Source current limiting on AOZ1381DI-02 is set via an external resistor RILIM connected between ILIM pin and GND. Using RILIM = 14.3kΩ yields 1.0A OCP threshold; 7.1kΩ gives 2.0A; 4.02kΩ gives 3.5A. The relationship is approximately ILIM ≈ 14.3kΩ / RILIM (in kΩ) amps. A 1% tolerance resistor is recommended for accuracy, and FLTB_SRC pulls low after 10ms delay upon current exceedance.
AOZ1381DI-02 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Package/Case:
- 20-PowerVFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- USB Switch
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 3.4V ~ 22V
- Voltage - Supply (Vcc/Vdd):
- 3.4V ~ 5.5V
- Current - Output (Max):
- 5.5A
- Rds On (Typ):
- 32mOhm, 39mOhm
- Input Type:
- Non-Inverting
- Features:
- Latch Function, Slew Rate Controlled
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Over Voltage, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-DFN-EP (3x5.2)
AOZ1381DI-02 FAQ
1.How can I place an order for AOZ1381DI-02 through Aetrix?
Please submit a Request for Quotation (RFQ) for AOZ1381DI-02 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AOZ1381DI-02 reliable?
The price and inventory of AOZ1381DI-02 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOZ1381DI-02 is usually 5 days.
3.What payment methods are accepted for AOZ1381DI-02?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOZ1381DI-02 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AOZ1381DI-02?
AOZ1381DI-02 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AOZ1381DI-02 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AOZ1381DI-02?
For technical support, including AOZ1381DI-02 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOZ1381DI-02 requirements.
6.How does Aetrix verify that AOZ1381DI-02 is sourced from the original manufacturer or authorized distributors?
All AOZ1381DI-02 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOZ1381DI-02 meets industry standards.
7.What is the process for return or replacement of AOZ1381DI-02?
All AOZ1381DI-02 units undergo pre-shipment inspection (PSI). If there is an issue with AOZ1381DI-02, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AOZ1381DI-02 part is unused and in its original packaging.
Return procedure for AOZ1381DI-02:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AOZ1381DI-02 Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
