Diodes Incorporated AP1084D18G-13
- Part No.:
- AP1084D18G-13
- Manufacturer:
- Diodes Incorporated
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
AP1084D18G-13.pdf
- Description:
- IC REG LINEAR 1.8V 5A TO252-3
- Quantity:
- Payment:

- Shipping:

Inventory:3,077
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AP1084D18G-13 from Diodes Incorporated is a 5A low-dropout linear regulator in fixed 1.8V output mode, housed in a TO252-3L surface-mount package. It delivers stable 1.8V at up to 5A with ≤1.4V dropout at full load, built-in thermal shutdown and current limiting, and supports fast transient response for high-speed bus termination and low-current 3.3V logic supply applications.
For engineers reviewing the AP1084D18G-13 datasheet, AP1084D18G-13 pinout, AP1084D18G-13 application, or AP1084D18G-13 equivalent, this device is selected for high-current, low-noise local regulation where input-to-output differential is constrained (e.g., 4.7–12V input → 1.8V output), stability under dynamic load steps matters, and RoHS-compliant green packaging is required.
Technical Context
The AP1084D18G-13 operates as a three-terminal adjustable/fixed LDO with internal 1.25V reference and precision error amplifier. Its dropout voltage remains ≤1.4V at 5A, enabling regulation from inputs as low as 3.2V while maintaining 1.8V output. The device uses external resistor feedback only in adjustable mode; in fixed 1.8V mode, the ADJ pin functions as ground.
Thermal protection activates at 150°C junction temperature, and output stability requires ≥10µF capacitor (ESR 0.15–20Ω). Load regulation is specified at ±15–18mV over 0–5A at 25°C, and line regulation is ≤0.2% across VIN range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.800 V ±1.2% (typical 1.764–1.836 V at 10mA, 25°C) |
| Max Output Current | 5.0 A continuous - supports high-current digital logic rails and bus terminations |
| Dropout Voltage | 1.4 V max at 5A - enables operation with minimal VIN–VOUT headroom (e.g., 3.2V min input) |
| Load Regulation | ±15 mV (typ) over 0–5A - ensures tight output stability during large load transients |
| Thermal Shutdown | 150°C junction activation - protects against sustained overload or inadequate heatsinking |
| Package Thermal RθJA | 73°C/W (TO252-3L, FR-4, 2oz Cu) - defines minimum PCB copper area and heatsink requirements |
| Input Voltage Range | 3.3V to 12V - compatible with common intermediate bus voltages (5V, 12V) stepping down to 1.8V |
Pinout & Package
AP1084D18G-13 uses the TO252-3L (DPAK) thermally enhanced surface-mount package. The exposed thermal pad (Tab) is electrically connected to VOUT and must be soldered to a large PCB copper pour for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1: Adj (GND) | Reference node / Ground return | In fixed 1.8V mode, this pin is internally tied to GND; externally grounded to ensure proper regulation and noise immunity |
| Pin 2: VOUT | Regulated output | Delivers 1.8V; connects directly to load and output capacitor; Tab is electrically tied to this pin |
| Pin 3: VIN | Unregulated input | Accepts 3.3–12V input; requires local bypass capacitor (≥10µF) close to pin to suppress ripple and support transient response |
Key Features
| Feature | Design Value |
|---|---|
| Low dropout at full load | ≤1.4V @ 5A enables efficient 1.8V generation from compact input rails (e.g., 5V→1.8V) |
| Fast transient response | Stable under 0→5A load steps without external compensation - reduces need for bulk output capacitance |
| Integrated protection | Thermal shutdown + current limiting prevent damage during fault conditions without external circuitry |
| Green RoHS-compliant packaging | Lead-free (Pb-free), halogen-free molding compound - meets EU Directive 2002/95/EC exemptions |
| High PSRR | Good noise rejection (>60dB typical at 1kHz) - suppresses switching noise from upstream DC/DC converters |
Applications
| DDR Memory Termination | VGA/Graphics Card Power |
|---|---|
|
Use Scenario: Providing precise 1.8V VTT termination voltage for DDR2/DDR3 memory interfaces on motherboards and embedded systems. IC Role / Device Role / Timing Role: Low-noise, high-current LDO delivering stable VTT rail synchronized with memory controller timing. Use Value: Maintains <±18mV load regulation across 0–5A steps, ensuring signal integrity and compliance with JEDEC VTT tolerance specs. |
Use Scenario: Supplying core 1.8V logic power to GPU I/O buffers and display interface circuitry in discrete graphics cards. IC Role / Device Role / Timing Role: Primary local regulator for high-speed video interface logic requiring clean, dynamically responsive voltage. Use Value: Fast transient response minimizes voltage droop during burst pixel data transfers, preventing timing violations in TMDS or LVDS links. |
| Industrial FPGA I/O Banks | Embedded Networking PHYs |
|
Use Scenario: Powering configurable 1.8V I/O banks on Xilinx or Intel FPGAs in programmable logic controllers and test equipment. IC Role / Device Role / Timing Role: Dedicated LDO per I/O bank to isolate noise and support mixed-voltage signaling standards. Use Value: 1.4V dropout allows use of shared 3.3V intermediate bus, reducing BOM count versus higher-dropout alternatives. |
Use Scenario: Regulating 1.8V supply for Ethernet PHYs (e.g., Marvell 88E1510) in industrial switches and edge gateways. IC Role / Device Role / Timing Role: Clean, low-ripple power source for analog front-end and SerDes circuitry sensitive to supply noise. Use Value: High PSRR and low output noise (<50µV RMS) prevent jitter accumulation in 100BASE-TX/1000BASE-T clock recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fixed-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AP1084K18G-13 | Same electrical specs, but TO263-3L (D2PAK) package with lower RθJC (3.5°C/W vs 12°C/W) | Better thermal performance in high-ambient or convection-limited environments | Select when board space permits larger footprint and higher thermal reliability is prioritized over cost or size |
| TLV1117-18CDCYR | Lower current (800mA), higher dropout (1.2V typ @ 800mA), SOT-223 package | Not suitable for >1A loads; used in low-power microcontroller peripherals | Choose only for space-constrained, sub-1A applications where thermal margin is ample and cost sensitivity is high |
Compared with AP1084K18G-13, the D2PAK offers superior thermal dissipation but increases PCB area; compared with TLV1117-18CDCYR, AP1084D18G-13 provides 6.25× higher current and maintains regulation at lower input voltages, making it irreplaceable in 5A 1.8V system rails.
Availability
AP1084D18G-13 is available at Aetrix Electronics and suitable for DDR memory termination, VGA graphics card power, and industrial FPGA I/O banks requiring stable component supply with RoHS-compliant green packaging and surface-mount assembly compatibility.
Supply support for AP1084D18G-13 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability power management, signal integrity, and protection solutions for industrial, computing, and consumer markets.
The AP1084 series belongs to Diodes' high-current LDO portfolio, designed specifically for low-voltage, high-current IC supply rails-including bus termination, logic core power, and graphics subsystems-where dropout, transient response, and thermal robustness are critical.
FAQ
What is the minimum input voltage required for AP1084D18G-13 to regulate at 1.8V?
The minimum input voltage is determined by dropout: VIN ≥ VOUT + VDROP = 1.8V + 1.4V = 3.2V. However, the datasheet specifies operation starting at 3.3V for 1.8V output to ensure margin across temperature and load. Below 3.3V, regulation is not guaranteed, and output will track VIN minus dropout.
Can AP1084D18G-13 be used in adjustable mode?
No. AP1084D18G-13 is factory-configured for fixed 1.8V output. The "D" prefix indicates TO252-3L package, and "18" denotes fixed 1.8V; the ADJ pin is internally grounded. To use adjustable mode, select AP1084D-13 (no voltage suffix) and add external R1/R2 resistors per the VOUT = 1.25V × (1 + R2/R1) formula.
Is an input capacitor required for stable operation?
Yes. Although not part of the internal compensation network, a minimum 10µF aluminum or tantalum capacitor (with ESR 0.15–20Ω) is required at VIN to prevent input sag during load transients and suppress upstream noise. Without it, the regulator may experience instability or fail to maintain regulation under dynamic loads.
How should the thermal tab (VOUT) be connected on the PCB?
The exposed thermal pad (Tab) is electrically connected to VOUT and must be soldered to a dedicated, low-thermal-resistance copper pour on the PCB. Use ≥4 thermal vias (0.3mm diameter, filled or capped) connecting the pad to inner-layer or back-side ground/power planes. Do not float or isolate the tab-it is essential for both thermal performance and electrical integrity.
AP1084D18G-13 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 12V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.4V @ 5A
- Current - Output:
- 5A
- Current - Quiescent (Iq):
- 10 mA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 0°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-252-3
AP1084D18G-13 FAQ
1.How can I place an order for AP1084D18G-13 through Aetrix?
Please submit a Request for Quotation (RFQ) for AP1084D18G-13 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AP1084D18G-13 reliable?
The price and inventory of AP1084D18G-13 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP1084D18G-13 is usually 5 days.
3.What payment methods are accepted for AP1084D18G-13?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP1084D18G-13 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AP1084D18G-13?
AP1084D18G-13 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AP1084D18G-13 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AP1084D18G-13?
For technical support, including AP1084D18G-13 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP1084D18G-13 requirements.
6.How does Aetrix verify that AP1084D18G-13 is sourced from the original manufacturer or authorized distributors?
All AP1084D18G-13 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP1084D18G-13 meets industry standards.
7.What is the process for return or replacement of AP1084D18G-13?
All AP1084D18G-13 units undergo pre-shipment inspection (PSI). If there is an issue with AP1084D18G-13, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AP1084D18G-13 part is unused and in its original packaging.
Return procedure for AP1084D18G-13:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AP1084D18G-13 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

