Diodes Incorporated AP66200FVBW-13
- Part No.:
- AP66200FVBW-13
- Manufacturer:
- Diodes Incorporated
- Package:
- 16-UQFN Exposed Pad
- Datasheet:
-
AP66200FVBW-13.pdf
- Description:
- IC REG BUCK ADJ 2A U-QFN4040-16
- Quantity:
- Payment:

- Shipping:

Inventory:1,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AP66200FVBW-13 from Diodes Incorporated is a 3.8V–60V input, 2A synchronous buck converter with integrated 185mΩ high-side and 80mΩ low-side MOSFETs, 500kHz default switching frequency, 0.8V feedback reference, and internal compensation. It delivers up to 95% efficiency in enhanced bias mode and supports pre-biased startup for FPGA, DSP, and ASIC point-of-load power rails.
For engineers reviewing the AP66200FVBW-13 datasheet, AP66200FVBW-13 pinout, AP66200FVBW-13 application, or AP66200FVBW-13 equivalent, key selection criteria include input voltage range (3.8–60V), adjustable output (0.8–50V), soft-start/sequencing capability, PFM/PWM mode control via MSYNC, and thermal protection with 125°C junction limit.
Technical Context
The AP66200FVBW-13 employs current-mode control with internal error amplifier and 0.8V reference for precise regulation across line and load variations. Its dual-MOSFET architecture enables continuous 2A output with minimal external components-only input/output capacitors, inductor, and feedback divider required.
It integrates a 4.8V internal LDO regulator powered from VIN or BIAS (≥4.5V), configurable switching frequency (300kHz–2.5MHz via FS resistor), and three operating modes: forced PWM (MSYNC=HIGH), PFM (MSYNC=GND), or external sync (MSYNC clock input).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 3.8V to 60V DC - supports wide-input industrial, telecom, and automotive battery-derived supplies |
| IOUT Max | 2A continuous - sufficient for mid-power FPGA core or I/O rail applications |
| VOUT Range | 0.8V to 50V adjustable - set by external resistor divider on FB pin with 0.8V reference |
| fSW Default | 500kHz ±12% - balances efficiency, size, and EMI; programmable from 300kHz to 2.5MHz |
| IQ | 40–60μA - ultra-low quiescent current enables long standby in always-on systems |
| RDS(ON) HS/Low-Side | 185mΩ / 80mΩ - reduces conduction loss and improves full-load efficiency up to 95% |
| PG Accuracy | ±5% window with internal 5MΩ pull-up - provides reliable power-good signaling for system sequencing |
Pinout & Package
The AP66200FVBW-13 is housed in a Green U-QFN4040-16/SWP (Type UXB) package with exposed thermal pad (EPAD) and 0.4mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BIAS (1) | Bias supply input | Switches internal VCC regulator source from VIN to external ≥4.5V supply (e.g., VOUT), reducing die heating at high VIN |
| VCC (2) | Internal LDO output | Requires 1μF ceramic bypass to PGND; powers gate drivers and control logic; inactive when EN = LOW |
| VIN (3,4) | Main power input | Accepts 3.8–60V; must be bypassed with bulk + ceramic capacitor near pins to suppress ripple and EMI |
| BST (5) | Bootstrap supply | Connects 0.1μF+ capacitor between BST and SW to generate gate drive voltage for high-side MOSFET |
| SW (6,7) | Switching node | Drives external inductor; high di/dt path requiring short, low-inductance layout to PGND |
| PGND (8,9) | Power ground | Must connect directly to EPAD and main power ground plane for thermal dissipation and current return |
| EN (10) | Enable control | Active-high digital input (1.38–1.52V threshold); ties to VIN for automatic startup |
| FS (11) | Frequency select | Sets fSW via resistor to GND; open or tied to VCC yields 500kHz default |
| MSYNC (12) | Mode/sync control | GND = PFM; HIGH = forced PWM; external clock = synchronization with positive-edge trigger |
| PG (13) | Open-drain power-good | Asserts LOW during soft-start or if VOUT deviates >±5%; internal 5MΩ pull-up enables direct MCU monitoring |
| SS/TR (14) | Soft-start/tracking | Capacitor-to-GND sets ramp time (1.7ms internal if tied to VCC); supports ratiometric/sequential tracking |
| FB (15) | Feedback input | Monitors resistive divider output; regulates VOUT to 0.8V reference with ±1% typical accuracy over temp |
| GND (16) | Analog ground | Single-point connection to EPAD; separates analog reference from noisy power return paths |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 185mΩ HS + 80mΩ LS MOSFETs eliminate external switch selection and layout complexity |
| Pre-biased Output Startup | Enables safe turn-on into pre-charged output capacitors without reverse current flow |
| External Soft-Start & Tracking | SS/TR pin supports programmable ramp time and multi-rail coordination (ratiometric, coincidental, or sequential) |
| Enhanced Efficiency Mode | BIAS pin operation reduces VCC regulator losses at high VIN, improving full-load efficiency by ~1–2% |
| Hiccup-Mode OCP | Overcurrent protection latches off then auto-retries, preventing thermal runaway during sustained overload |
| Thermal Shutdown | 165°C junction cutoff with 20°C hysteresis ensures robust operation under transient thermal stress |
Applications
| Telecom Point-of-Load | FPGA Core Supply |
|---|---|
Use Scenario: Distributed 48V backplane powering multiple isolated 1.2V/1.8V rails in base station line cards. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering regulated core voltage with tight load transient response. Use Value: 2A continuous output and 95% efficiency minimize heat buildup in dense telecom modules. | Use Scenario: Powering Xilinx Artix-7 FPGA core voltage (1.0V) from 12V intermediate bus in edge AI inference accelerator. IC Role / Device Role / Timing Role: Adjustable-output buck converter with programmable soft-start to meet FPGA power sequencing requirements. Use Value: SS/TR pin enables ratiometric tracking with I/O rail, ensuring safe power-up order per Xilinx spec. |
| Industrial PLC I/O Module | Home Audio DSP Supply |
Use Scenario: 24V field bus powering isolated 3.3V/5V logic and analog rails in modular PLC I/O cards. IC Role / Device Role / Timing Role: Wide-input buck converter supporting brownout resilience and EMC-compliant layout. Use Value: 3.8–60V input range accommodates 24V nominal with ±20% variation and surge transients. | Use Scenario: High-fidelity audio DSP board requiring low-noise 1.2V supply from 19V laptop adapter. IC Role / Device Role / Timing Role: Synchronous buck with PFM mode for ultra-low idle current and PWM mode for dynamic headroom. Use Value: 40–60μA quiescent current extends battery life in portable audio devices during standby. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | 3.3–36V input, 0.6A max, fixed 2MHz fSW, no BIAS pin or MSYNC mode control | Limited to lower-power microcontroller rails; lacks PFM/PWM flexibility and high-VIN capability | Select only for cost-sensitive, low-current (<0.6A), <36V designs where sequencing and bias optimization are unnecessary |
| TPS54202DRCT | 4.5–28V input, 2A, 500kHz default, integrated compensation, but no BIAS pin or hiccup OCP | Missing enhanced efficiency mode and robust fault recovery; requires external soft-start circuitry | Prefer for TI ecosystem designs needing WEBENCH support, but avoid where 60V input or hiccup protection is mandatory |
Compared with MP2451DT-LF-Z and TPS54202DRCT, the AP66200FVBW-13 uniquely supports 60V input, BIAS-assisted efficiency, and configurable PFM/PWM operation-making it optimal for high-voltage industrial and telecom PoL where thermal management and sequencing integrity are critical.
Availability
AP66200FVBW-13 is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, FPGA power delivery, and home audio DSP systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for AP66200FVBW-13 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global semiconductor company specializing in discrete, analog, and mixed-signal ICs for power management, signal integrity, and connectivity applications.
The AP66200 belongs to Diodes' high-voltage synchronous buck converter product line, designed specifically for distributed power architectures in telecom, industrial, and consumer equipment demanding wide input range, low IQ, and robust protection.
FAQ
What is the minimum recommended input voltage for reliable startup?
The AP66200FVBW-13 has a guaranteed startup voltage of 3.8V per datasheet DS43720 Rev. 1–2. Below this, UVLO prevents operation to protect internal circuitry. At exactly 3.8V, startup succeeds with adequate input capacitance and load conditions, but marginally higher voltage (≥4.0V) is advised for robustness across temperature and tolerance.
Can the AP66200FVBW-13 operate without an external soft-start capacitor?
Yes - tying SS/TR to VCC activates the internal 1.7ms soft-start, eliminating need for external capacitor. This is valid for single-rail applications without sequencing constraints. For multi-rail coordination or slower ramp rates, an external capacitor (e.g., 1nF for ~1.25ms) is required and placed between SS/TR and GND.
How does the BIAS pin improve efficiency at high input voltages?
When BIAS ≥4.5V (e.g., tied to VOUT), the internal 4.8V LDO draws current from BIAS instead of VIN, avoiding linear regulator dropout loss across the high VIN–VCC path. At VIN=48V, this reduces VCC regulator power dissipation by ~30%, lowering die temperature and sustaining 95% peak efficiency under full load.
Is the PG pin compatible with 3.3V logic microcontrollers?
Yes - PG is an open-drain output with internal 5MΩ pull-up to VCC (4.4–5.3V). When pulled up externally to 3.3V via a 10kΩ resistor, PG asserts LOW (<0.3V) during fault or soft-start and floats HIGH (~3.3V) during regulation. No level-shifting is needed for standard 3.3V GPIO inputs.
AP66200FVBW-13 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 16-UQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.8V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 50V
- Current - Output:
- 2A
- Frequency - Switching:
- 500kHz, 300kHz ~ 2.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- U-QFN4040-16/SWP (Type UXB)
AP66200FVBW-13 FAQ
1.How can I place an order for AP66200FVBW-13 through Aetrix?
Please submit a Request for Quotation (RFQ) for AP66200FVBW-13 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AP66200FVBW-13 reliable?
The price and inventory of AP66200FVBW-13 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP66200FVBW-13 is usually 5 days.
3.What payment methods are accepted for AP66200FVBW-13?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP66200FVBW-13 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AP66200FVBW-13?
AP66200FVBW-13 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AP66200FVBW-13 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AP66200FVBW-13?
For technical support, including AP66200FVBW-13 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP66200FVBW-13 requirements.
6.How does Aetrix verify that AP66200FVBW-13 is sourced from the original manufacturer or authorized distributors?
All AP66200FVBW-13 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP66200FVBW-13 meets industry standards.
7.What is the process for return or replacement of AP66200FVBW-13?
All AP66200FVBW-13 units undergo pre-shipment inspection (PSI). If there is an issue with AP66200FVBW-13, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AP66200FVBW-13 part is unused and in its original packaging.
Return procedure for AP66200FVBW-13:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AP66200FVBW-13 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

