Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Diodes Incorporated AP7342D-3333FS6-7

Name: AP7342D-3333FS6-7
Brand: Diodes Incorporated
SKU: AP7342D-3333FS6-7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AP7342D-3333FS6-7

Manufacturer:: Diodes Incorporated

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-XFDFN Exposed Pad

Datasheet:: AP7342D-3333FS6-7.pdf

Description:: IC REG LIN 3.3V/3.3V X2DFN1212-6

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,725

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AP7342D-3333FS6-7 from Diodes Incorporated is a dual-channel, 150mA low-dropout linear regulator with independent enable control per channel, fixed 3.3V outputs on both channels, ±1% output voltage accuracy over -40°C to +85°C, 75dB PSRR at 1kHz, and 60µV_rms output noise (10Hz–100kHz). It serves as a compact, low-noise power supply for RF and digital core rails in space-constrained portable electronics.

For engineers reviewing the AP7342D-3333FS6-7 datasheet, AP7342D-3333FS6-7 pinout, AP7342D-3333FS6-7 application, or AP7342D-3333FS6-7 equivalent, key selection criteria include dual independent enable logic, X2-DFN1212-6 thermal performance, dropout voltage ≤290mV at 150mA (for 3.3V output), and built-in discharge functionality for rapid VOUT ramp-down.

Technical Context

The AP7342D-3333FS6-7 integrates two independent CMOS-based LDO regulators sharing a common input (VIN) and ground (GND), each with dedicated EN1/EN2 control pins and separate VOUT1/VOUT2 outputs. Its architecture supports simultaneous or staggered channel activation and includes foldback current limiting (55mA short-circuit clamp) and thermal shutdown protection.

It operates across 1.7V–5.25V input range with guaranteed 150mA per channel output, 35µA quiescent current (single-channel active), and 0.1µA standby current (both channels disabled). The D-suffix denotes integrated auto-discharge circuitry (50Ω N-channel FET per channel) enabling fast output discharge when disabled.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 3.3V per channel - eliminates external feedback resistors; supports rail-to-rail compatibility with 3.3V logic and RF ICs.
Output Accuracy	±1% at +25°C, ±1.5% over -40°C to +85°C - ensures stable core voltage under temperature variation without calibration.
PSRR	75dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding VIN, critical for RF supply integrity.
Output Noise	60µV_rms (10Hz–100kHz) - enables clean biasing of sensitive analog/RF blocks without additional filtering.
Dropout Voltage	220mV (typ.) / 290mV (max.) at 150mA - allows operation from 3.52V minimum input, supporting single-cell Li-ion or boosted 3.3V systems.
Quiescent Current	35µA (one channel active, no load) - extends battery life in always-on subsystems like Bluetooth LE receivers.
Enable Thresholds	V_EN(H) ≥1.3V, V_EN(L) ≤0.5V - compatible with 1.8V/3.3V GPIOs without level-shifting.

Pinout & Package

AP7342D-3333FS6-7 uses the X2-DFN1212-6 package (1.2mm × 1.2mm, 0.4mm height), featuring a thermal pad for enhanced PCB heat dissipation. The exposed pad must be connected to GND or left floating - not used as sole GND electrode.

Pin/Terminal	Circuit Role	Design Meaning
1	VOUT1	Regulated 3.3V output for Channel 1 - requires local 0.47µF ceramic capacitor to GND for stability and transient response.
2	VOUT2	Regulated 3.3V output for Channel 2 - independently controllable; decoupling capacitor placement must mirror VOUT1 layout.
3	GND	Analog/digital ground reference - must connect to low-impedance PCB ground plane; shared return path for both channels.
4	EN2	Active-high enable for Channel 2 - drives high (>1.3V) to activate VOUT2; must never float; pull-down resistor recommended if unused.
5	VIN	Common input supply (1.7V–5.25V) - requires 0.47µF ceramic capacitor placed adjacent to pin to suppress input ripple and transients.
6	EN1	Active-high enable for Channel 1 - identical electrical behavior to EN2; supports independent sequencing of dual 3.3V rails.

Key Features

Feature	Design Value
Dual independent enable inputs	EN1/EN2 allow precise power-up/down sequencing of two 3.3V domains - essential for SoC I/O and core voltage staging.
Integrated auto-discharge	50Ω internal N-FET per channel rapidly discharges VOUT to GND upon disable - prevents residual voltage hold-up in hot-swap or sleep-mode transitions.
Ultra-low noise & high PSRR	60µV_rms noise + 75dB PSRR enables direct powering of RF transceivers and ADC references without post-regulation filtering.
Low-quiescent-current operation	35µA IQ (single channel active) minimizes idle power loss - critical for battery-powered IoT sensors with intermittent wake cycles.
Small-footprint packaging	X2-DFN1212-6 (1.2mm × 1.2mm) reduces PCB area by >50% vs. SOT-23-6 - supports ultra-thin mobile and wearable form factors.

Applications

Smartphone Baseband Power

Wi-Fi/Bluetooth Coexistence Supply

Use Scenario: Dual-rail 3.3V supply for baseband processor I/O and memory interface in LTE/5G smartphones.

IC Role / Device Role / Timing Role: Provides isolated, low-noise 3.3V domains with independent enable control for power-state coordination between CPU and peripheral subsystems.

Use Value: Enables dynamic power gating of non-active interfaces while maintaining clean voltage for active RF paths, reducing system-level EMI.

Use Scenario: Dedicated 3.3V regulators for Wi-Fi and Bluetooth radios operating simultaneously in coexistence mode.

IC Role / Device Role / Timing Role: Delivers two independent, low-ripple 3.3V supplies with fast enable/disable to manage radio arbitration and interference mitigation timing.

Use Value: Prevents cross-talk-induced desense via PSRR and noise isolation, improving throughput and link robustness in dense RF environments.

Portable Camera Module Bias

USB-C Peripheral Hub Core Logic

Use Scenario: Powering image sensor analog front-end and ISP core logic in compact action cameras and drones.

IC Role / Device Role / Timing Role: Supplies tightly regulated 3.3V to noise-sensitive analog pixel arrays and digital processing blocks with independent sequencing.

Use Value: Reduces fixed-pattern noise and quantization artifacts by suppressing supply-induced jitter in ADC clock domains.

Use Scenario: Generating dual 3.3V rails for USB-C PD controller and multiplexer logic in portable docking stations.

IC Role / Device Role / Timing Role: Powers controller and signal-switching ICs with controlled startup order to prevent bus contention during enumeration.

Use Value: Ensures glitch-free USB enumeration and stable DP Alt Mode handshaking by eliminating supply-rail coupling during state transitions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AP7345D-3333FS6-7	Successor device with improved PSRR (80dB @1kHz), lower dropout (200mV typ.), and AEC-Q100 Grade 1 qualification option.	Targeted for automotive infotainment and ADAS modules requiring extended temperature reliability and tighter transient response.	Select when new designs require longer product lifecycle support, higher reliability certification, or margin improvement in noisy environments.
TPL7407LDR	TI dual 150mA LDO with 3.3V/3.3V outputs but no auto-discharge; PSRR = 65dB @1kHz; QI = 55µA (active).	Lacks integrated discharge FET - requires external circuitry for rapid VOUT decay, increasing BOM count and board area.	Choose only if discharge functionality is unnecessary and TI's ecosystem/toolchain integration outweighs noise/size trade-offs.

Compared with AP7342D-3333FS6-7, the AP7345D offers measurable PSRR and dropout improvements for next-gen portable designs, while the TPL7407LDR sacrifices discharge capability and noise performance to meet legacy platform compatibility requirements.

Availability

AP7342D-3333FS6-7 is available at Aetrix Electronics and suitable for smartphone baseband power, Wi-Fi/Bluetooth coexistence supply, and portable camera module bias requiring stable component supply and long-term industrial availability.

Supply support for AP7342D-3333FS6-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global semiconductor company specializing in discrete, analog, and mixed-signal solutions for consumer, computing, communications, industrial, and automotive markets.

The AP7342 belongs to Diodes' high-PSRR, low-noise LDO family designed specifically for battery-powered portable electronics where size, efficiency, and signal integrity are critical constraints.

FAQ

What is the function of the thermal pad on the AP7342D-3333FS6-7 package?

The exposed thermal pad on the X2-DFN1212-6 package improves heat dissipation from the silicon die to the PCB. It should be connected to a large copper pour tied to GND or left unconnected - but must never serve as the sole GND connection point. Proper thermal pad layout reduces junction temperature rise by up to 35°C under full 150mA load per channel, extending reliability and preventing thermal shutdown.

Can AP7342D-3333FS6-7 operate with only one channel enabled?

Yes - AP7342D-3333FS6-7 supports single-channel operation with EN1 high and EN2 low (or vice versa). In this mode, quiescent current drops to 35µA (typ.), and the disabled channel's output is actively discharged via its internal 50Ω FET. This configuration is commonly used to power auxiliary circuits only during specific operational states, minimizing system-wide standby power.

Is external output capacitance required for stability?

Yes - a minimum 0.47µF ceramic capacitor is required per VOUT pin, placed as close as possible to the pin and GND. The AP7342D-3333FS6-7 is optimized for low-ESR ceramics; using higher-ESR capacitors (e.g., tantalum) may cause instability or degraded transient response. Layout guidelines specify <2mm trace length between COUT and VOUT/GND pins to maintain phase margin above 45°.

What does the 'D' suffix indicate in AP7342D-3333FS6-7?

The 'D' suffix denotes integrated auto-discharge functionality: each channel includes a 50Ω N-channel MOSFET that connects VOUT to GND when the respective EN pin is driven low. This ensures rapid discharge of output capacitance (typically <100µs for 1µF load), preventing unintended device wake-up or latch-up in power-gated systems - a key requirement for USB suspend/resume and deep-sleep modes.

AP7342D-3333FS6-7 Specifications

Product attributes: Attribute value

Manufacturer:: Diodes Incorporated

Series:: -

Package/Case:: 6-XFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 2

Voltage - Input (Max):: 5.25V

Voltage - Output (Min/Fixed):: 3.3V, 3.3V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.29V @ 150mA, 0.29V @ 150mA

Current - Output:: 150mA, 150mA

Current - Quiescent (Iq):: 100 µA

Current - Supply (Max):: -

PSRR:: 75dB (1kHz)

Control Features:: Enable

Protection Features:: Over Current

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: X2-DFN1212-6

AP7342D-3333FS6-7 FAQ

1.How can I place an order for AP7342D-3333FS6-7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AP7342D-3333FS6-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AP7342D-3333FS6-7 reliable?

The price and inventory of AP7342D-3333FS6-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AP7342D-3333FS6-7 is usually 5 days.

3.What payment methods are accepted for AP7342D-3333FS6-7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AP7342D-3333FS6-7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AP7342D-3333FS6-7?

AP7342D-3333FS6-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AP7342D-3333FS6-7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AP7342D-3333FS6-7?

For technical support, including AP7342D-3333FS6-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AP7342D-3333FS6-7 requirements.

6.How does Aetrix verify that AP7342D-3333FS6-7 is sourced from the original manufacturer or authorized distributors?

All AP7342D-3333FS6-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AP7342D-3333FS6-7 meets industry standards.

7.What is the process for return or replacement of AP7342D-3333FS6-7?

All AP7342D-3333FS6-7 units undergo pre-shipment inspection (PSI). If there is an issue with AP7342D-3333FS6-7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AP7342D-3333FS6-7 part is unused and in its original packaging.

Return procedure for AP7342D-3333FS6-7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…